


A

THE MINIMAL 80X86 INSTRUCTION SET



Although the 80x86 CPU family supports hundreds of instructions, few compilers actually use more than a couple dozen of them. This is because many instructions have become obsolete over time as newer instructions have emerged. Some instructions, such as many of the Pentium's MMX and SSE instructions, simply don't correspond to functions you'd normally perform in an HLL. As a result, compilers rarely generate these types of machine instructions, which generally appear only in handwritten assembly language programs. Fortunately, this means you don't need to learn the entire 80x86 instruction set in order to study compiler output, but only the handful that compilers typically emit. This appendix covers that subset.

A.1 add

The add instruction requires two operands: a source and a destination. It computes the sum of the values of these two operands and stores the sum back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the addition operation.

Table A-1: HLA Syntax for add

Instruction	Description
<code>add(constant, destreg);</code>	$destreg := destreg + constant$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>add(constant, destmem);</code>	$destmem := destmem + constant$ <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>add(srcreg, destreg);</code>	$destreg := destreg + srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>add(srcmem, destreg);</code>	$destreg := destreg + srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>add(srcreg, destmem);</code>	$destmem := destmem + srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-2: Gas Syntax for add

Instruction	Description
<code>addb constant, destreg₈</code> <code>addw constant, destreg₁₆</code> <code>addl constant, destreg₃₂</code>	$destreg_n := destreg_n + constant$ <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>addb constant, destmem₈</code> <code>addw constant, destmem₁₆</code> <code>addl constant, destmem₃₂</code>	$destmem_n := destmem_n + constant$ <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>addb srcreg₈, destreg₈</code> <code>addw srcreg₁₆, destreg₁₆</code> <code>addl srcreg₃₂, destreg₃₂</code> <code>addq srcreg₆₄, destreg₆₄</code>	$destreg_n := destreg_n + srcreg_n$ <i>destreg_n</i> and <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
<code>addb srcmem₈, destreg₈</code> <code>addw srcmem₁₆, destreg₁₆</code> <code>addl srcmem₃₂, destreg₃₂</code> <code>addq srcmem₆₄, destreg₆₄</code>	$destreg_n := destreg_n + srcmem_n$ <i>destreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>srcmem_n</i> can be any like-sized memory location.
<code>addb srcreg₈, destmem₈</code> <code>addw srcreg₁₆, destmem₁₆</code> <code>addl srcreg₃₂, destmem₃₂</code> <code>addq srcreg₆₄, destmem₆₄</code>	$destmem_n := destmem_n + srcreg_n$ <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>destmem_n</i> can be any like-sized memory location.

Table A-3: MASM Syntax for add

Instruction	Description
<i>add destreg, constant</i>	<i>destreg := destreg + constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<i>add destmem, constant</i>	<i>destmem := destmem + constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<i>add destreg, srcreg</i>	<i>destreg := destreg + srcreg</i> <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
<i>add destreg, srcmem</i>	<i>destreg := destreg + srcmem</i> <i>destreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<i>add destmem, srcreg</i>	<i>destmem := destmem + srcreg</i> <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-4: EFLAGS Settings for add

Flag	Setting
Carry	Set if the sum of the two values produces an unsigned overflow.
Overflow	Set if the sum of the two values produces a signed overflow.
Sign	Set if the sum of the two values has a 1 in its HO bit position.
Zero	Set if the sum of the two values is 0.

A.2 and

The `and` instruction requires two operands: a source and a destination. It computes the bitwise logical AND of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise AND operation.

Table A-5: HLA Syntax for and

Instruction	Description
<i>and(constant, destreg);</i>	<i>destreg := destreg AND constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<i>and(constant, destmem);</i>	<i>destmem := destmem AND constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

(continued)

Table A-5: HLA Syntax for and (continued)

Instruction	Description
<code>and(srcreg, destreg);</code>	$destreg := destreg \text{ AND } srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>and(srcmem, destreg);</code>	$destreg := destreg \text{ AND } srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>and(srcreg, destmem);</code>	$destmem := destmem \text{ AND } srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-6: Gas Syntax for and

Instruction	Description
<code>andb constant, destreg₈</code> <code>andw constant, destreg₁₆</code> <code>andl constant, destreg₃₂</code>	$destreg_n := destreg_n \text{ AND } constant$ <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>andb constant, destmem₈</code> <code>andw constant, destmem₁₆</code> <code>andl constant, destmem₃₂</code>	$destmem_n := destmem_n \text{ AND } constant$ <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>andb srcreg₈, destreg₈</code> <code>andw srcreg₁₆, destreg₁₆</code> <code>andl srcreg₃₂, destreg₃₂</code> <code>andq srcreg₆₄, destreg₆₄</code>	$destreg_n := destreg_n \text{ AND } srcreg_n$ <i>destreg_n</i> and <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
<code>andb srcmem₈, destreg₈</code> <code>andw srcmem₁₆, destreg₁₆</code> <code>andl srcmem₃₂, destreg₃₂</code> <code>andq srcmem₆₄, destreg₆₄</code>	$destreg_n := destreg_n \text{ AND } srcmem_n$ <i>destreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>srcmem_n</i> can be any like-sized memory location.
<code>andb srcreg₈, destmem₈</code> <code>andw srcreg₁₆, destmem₁₆</code> <code>andl srcreg₃₂, destmem₃₂</code> <code>andq srcreg₆₄, destmem₆₄</code>	$destmem_n := destmem_n \text{ AND } srcreg_n$ <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>destmem_n</i> can be any like-sized memory location.

Table A-7: MASM Syntax for and

Instruction	Description
<code>and destreg, constant</code>	$destreg := destreg \text{ AND } constant$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>and destmem, constant</code>	$destmem := destmem \text{ AND } constant$ <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

(continued)

Table A-7: MASM Syntax for and (continued)

Instruction	Description
<code>and destreg, srcreg</code>	$destreg := destreg \text{ AND } srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
<code>and destreg, srcmem</code>	$destreg := destreg \text{ AND } srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>and destmem, srcreg</code>	$destmem := destmem \text{ AND } srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-8: EFLAGS Settings for and

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

A.3 call

The `call` instruction requires a single operand. This instruction pushes the address of the instruction immediately following the `call` onto the 80x86 stack (see the discussion of the `push` instruction for a description of this operation). Then it transfers control to the address specified by the single operand and continues execution there. This instruction does not affect any flags.

Table A-9: HLA Syntax for `call`

Instruction	Description
<code>call label;</code> <code>call(label);</code>	Calls the subroutine that has the specified name (<i>label</i>) in the program.
<code>call(reg₃₂);</code>	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
<code>call(mem₃₂);</code>	Calls the subroutine at the address held in the double-word memory location specified by the <i>mem₃₂</i> operand.

Table A-10: Gas Syntax for call

Instruction	Description
call <i>label</i>	Calls the subroutine that has the specified name (<i>label</i>) in the program.
call <i>*reg</i> ₃₂	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
call <i>*reg</i> ₆₄	Calls the subroutine at the address specified in the 64-bit register supplied as the single operand (x86-64).
call <i>*mem</i> ₃₂	Calls the subroutine at the address held in the double-word memory location specified by the <i>mem</i> ₃₂ operand (x86).
call <i>*mem</i> ₆₄	Calls the subroutine at the address held in the quad-word memory location specified by the <i>mem</i> ₆₄ operand (x86-64).

Table A-11: MASM Syntax for call

Instruction	Description
call <i>label</i>	Calls the subroutine that has the specified name (<i>label</i>) in the program.
call <i>reg</i> ₃₂	Calls the subroutine at the address specified in the 32-bit register supplied as the single operand (x86).
call <i>reg</i> ₆₄	Calls the subroutine at the address specified in the 64-bit register supplied as the single operand (x86-64).
call <i>mem</i> ₃₂	Calls the subroutine at the address held in the double-word memory location specified by the <i>mem</i> ₃₂ operand (x86).
call <i>mem</i> ₆₄	Calls the subroutine at the address held in the quad-word memory location specified by the <i>mem</i> ₆₄ operand (x86-64).

A.4 clc, cmc, stc

The `clc` instruction clears the carry flag setting in the EFLAGS register. The `cmc` instruction complements (inverts) the carry flag. The `stc` instruction sets the carry flag. These instructions do not have any operands.

Table A-12: HLA Syntax for `clc`, `cmc`, and `stc`

Instruction	Description
<code>clc();</code>	Clears the carry flag
<code>cmc();</code>	Complements (inverts) the carry flag
<code>stc();</code>	Set the carry flag

Table A-13: Gas Syntax for `c1c`, `cmc`, and `stc`

Instruction	Description
<code>c1c</code>	Clears the carry flag
<code>cmc</code>	Complements (inverts) the carry flag
<code>stc</code>	Sets the carry flag

Table A-14: MASM Syntax for `c1c`, `cmc`, and `stc`

Instruction	Description
<code>c1c</code>	Clears the carry flag
<code>cmc</code>	Complements (inverts) the carry flag
<code>stc</code>	Sets the carry flag

A.5 `cmp`

The `cmp` instruction requires two operands: a left operand and a right operand. It compares the left operand to the right operand and sets the EFLAGS register based on the comparison. This instruction typically precedes a conditional jump instruction or some other instruction that tests the bits in the EFLAGS register.

Table A-15: HLA Syntax for `cmp`

Instruction	Description
<code>cmp(<i>reg</i>, <i>constant</i>);</code>	Compares <i>reg</i> against a <i>constant</i> . <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>cmp(<i>mem</i>, <i>constant</i>);</code>	Compares <i>mem</i> against a <i>constant</i> . <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>cmp(<i>leftreg</i>, <i>rightreg</i>);</code>	Compares <i>leftreg</i> against <i>rightreg</i> . <i>leftreg</i> and <i>rightreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>cmp(<i>reg</i>, <i>mem</i>);</code>	Compares a register with the value of a memory location. <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>mem</i> can be any like-sized memory location.
<code>cmp(<i>mem</i>, <i>reg</i>);</code>	Compares the value of a memory location against the value of a register. <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>mem</i> can be any like-sized memory location.

Table A-16: Gas Syntax for `cmp`

Instruction	Description
<code>cmpb constant, reg₈</code> <code>cmpw constant, reg₁₆</code> <code>cmpl constant, reg₃₂</code>	Compares <i>reg_n</i> against a <i>constant</i> . <i>reg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>cmpb constant, mem₈</code> <code>cmpw constant, mem₁₆</code> <code>cmpl constant, mem₃₂</code>	Compares <i>mem_n</i> against a <i>constant</i> . <i>mem_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.
<code>cmpb leftreg₈, rightreg₈</code> <code>cmpw leftreg₁₆, rightreg₁₆</code> <code>cmpl leftreg₃₂, rightreg₃₂</code> <code>cmpq leftreg₆₄, rightreg₆₄</code>	Compares <i>rightreg_n</i> to <i>leftreg_n</i> . <i>rightreg_n</i> and <i>leftreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
<code>cmpb mem₈, reg₈</code> <code>cmpw mem₁₆, reg₁₆</code> <code>cmpl mem₃₂, reg₃₂</code> <code>cmpq mem₆₄, reg₆₄</code>	Compares <i>reg_n</i> to <i>mem_n</i> . <i>reg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>mem_n</i> can be any like-sized memory location.
<code>cmpb reg₈, mem₈</code> <code>cmpw reg₁₆, mem₁₆</code> <code>cmpl reg₃₂, mem₃₂</code> <code>cmpq reg₆₄, mem₆₄</code>	Compares <i>mem_n</i> to <i>reg_n</i> . <i>reg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>mem_n</i> can be any like-sized memory location.

Table A-17: MASM Syntax for `cmp`

Instruction	Description
<code>cmp reg, constant</code>	Compares <i>reg</i> against a <i>constant</i> . <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>cmp mem, constant</code>	Compares <i>mem</i> against a <i>constant</i> . <i>destmem</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>cmp leftreg, rightreg</code>	Compares <i>leftreg</i> against <i>rightreg</i> . <i>leftreg</i> and <i>rightreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
<code>cmp reg, mem</code>	Compares a register with the value of a memory location. <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>mem</i> can be any like-sized memory location.
<code>cmp mem, reg</code>	Compares the value of a memory location against the value of a register. <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>mem</i> can be any like-sized memory location.

Table A-18: EFLAGS Settings for `cmp`

Flag	Setting
Carry	Set if the left (right for Gas) operand is less than the right (left for Gas) operand when performing an unsigned comparison.
Overflow/ sign	If the exclusive-OR of the overflow and sign flags is 1 after a comparison, then the first operand is less than the second operand in an unsigned comparison (for MASM and HLA; reverse the operands for Gas).
Zero	Set if the two values are equal.

A.6 dec

The `dec` (decrement) instruction requires a single operand. The CPU subtracts 1 from this operand. This instruction also sets several flags in the EFLAGS register, based on the result, but note that the flags are not set identically to the `sub` instruction.

Table A-19: HLA Syntax for `dec`

Instruction	Description
<code>dec(reg);</code>	$reg := reg - 1$ <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>dec(mem);</code>	$mem := mem - 1$ <i>mem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-20: Gas Syntax for `dec`

Instruction	Description
<code>decb reg₈</code> <code>decw reg₁₆</code> <code>decl reg₃₂</code> <code>dec1 reg₆₄</code>	$reg_n := reg_n - 1$ <i>reg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the suffix.
<code>decb mem₈</code> <code>decw mem₁₆</code> <code>decl mem₃₂</code> <code>decq reg₆₄</code>	$mem_n := mem_n - 1$ <i>mem_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-21: MASM Syntax for `dec`

Instruction	Description
<code>dec reg</code>	$reg := reg - 1$ <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>dec mem</code>	$mem := mem - 1$ <i>mem</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-22: EFLAGS Settings for `dec`

Flag	Setting
Carry	Unaffected by the <code>dec</code> instruction.
Overflow	Set if subtracting 1 produces a signed underflow.
Sign	Set if subtracting 1 produces a 1 in the HO bit position.
Zero	Set if subtracting 1 produces 0.

A.7 div

The `div` instruction takes a single operand. If that operand is an 8-bit operand (register or memory), `div` divides the 16-bit value in AX by that operand, producing the unsigned quotient in AL and the unsigned remainder in AH. If that operand is a 16-bit operand, `div` divides the 32-bit value in DX:AX (DX contains the HO word, and AX contains the LO word), leaving the unsigned quotient in AX and the unsigned remainder in DX. If the operand is a 32-bit operand, `div` divides the 64-bit quantity in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word) by the operand, leaving the unsigned quotient in EAX and the unsigned remainder in EDX. If the operand is a 64-bit operand, `div` divides the 128-bit quantity in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word) by the operand, leaving the unsigned quotient in RAX and the unsigned remainder in RDX.

This instruction scrambles the flags in the EFLAGS register; you cannot rely on flag values after executing a `div`. It also raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in AL, AX, EAX, or RAX (as appropriate).

Table A-23: HLA Syntax for `div`

Instruction	Description
<code>div(<i>reg</i>₈);</code>	<code>al := ax div <i>reg</i>₈</code> <code>ah := ax mod <i>reg</i>₈</code> <i>reg</i> ₈ may be any 8-bit general-purpose register.
<code>div(<i>reg</i>₁₆);</code>	<code>ax := dx:ax div <i>reg</i>₁₆</code> <code>dx := dx:ax mod <i>reg</i>₁₆</code> <i>reg</i> ₁₆ may be any 16-bit general-purpose register.
<code>div(<i>reg</i>₃₂);</code>	<code>eax := edx:eax div <i>reg</i>₃₂</code> <code>edx := edx:eax mod <i>reg</i>₃₂</code> <i>reg</i> ₃₂ may be any 32-bit general-purpose register.
<code>div(<i>mem</i>₈);</code>	<code>al := ax div <i>mem</i>₈</code> <code>ah := ax mod <i>mem</i>₈</code> <i>mem</i> ₈ may be any 8-bit memory location.
<code>div(<i>mem</i>₁₆);</code>	<code>ax := dx:ax div <i>mem</i>₁₆</code> <code>dx := dx:ax mod <i>mem</i>₁₆</code> <i>mem</i> ₁₆ may be any 16-bit memory location.
<code>div(<i>mem</i>₃₂);</code>	<code>eax := edx:eax div <i>mem</i>₃₂</code> <code>edx := edx:eax mod <i>mem</i>₃₂</code> <i>mem</i> ₃₂ may be any 32-bit memory location.

Table A-24: Gas Syntax for `div`

Instruction	Description
<code>divb reg₈</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> may be any 8-bit general-purpose register.
<code>divw reg₁₆</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> may be any 16-bit general-purpose register.
<code>divl reg₃₂</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> may be any 32-bit general-purpose register.
<code>divq reg₆₄</code>	<code>rax := rdx:rax div reg₆₄</code> <code>rdx := rdx:rax mod reg₆₄</code> <code>reg₆₄</code> may be any 64-bit general-purpose register.
<code>divb mem₈</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> may be any 8-bit memory location.
<code>divw mem₁₆</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>divl mem₃₂</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.
<code>divq mem₆₄</code>	<code>rax := rdx:rax div mem₆₄</code> <code>rdx := rdx:rax mod mem₆₄</code> <code>mem₆₄</code> may be any 64-bit memory location.

Table A-25: MASM Syntax for `div`

Instruction	Description
<code>div reg₈</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> may be any 8-bit general-purpose register.
<code>div reg₁₆</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> may be any 16-bit general-purpose register.
<code>div reg₃₂</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> may be any 32-bit general-purpose register.
<code>div reg₆₄</code>	<code>rax := rdx:rax div reg₆₄</code> <code>rdx := rdx:rax mod reg₆₄</code> <code>reg₆₄</code> may be any 64-bit general-purpose register.
<code>div mem₈</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> may be any 8-bit memory location.

(continued)

Table A-25: MASM Syntax for `div` (continued)

Instruction	Description
<code>div mem₁₆</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>div mem₃₂</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.
<code>div mem₆₄</code>	<code>rax := rdx:rax div mem₆₄</code> <code>rdx := rdx:rax mod mem₆₄</code> <code>mem₆₄</code> may be any 64-bit memory location.

Table A-26: EFLAGS Settings for `div`

Flag	Setting
Carry	Scrambled by the <code>div</code> instruction.
Overflow	Scrambled by the <code>div</code> instruction.
Sign	Scrambled by the <code>div</code> instruction.
Zero	Scrambled by the <code>div</code> instruction.

A.8 `enter`

The `enter` instruction completes construction of an *activation record* (see “Activation Records and the Stack” on page 563) upon entry into a procedure. This instruction pushes the value of `EBP` (`RBP` on x86-64) onto the stack (see the discussion of the `push` instruction, later in this appendix, for details). It subtracts the value of its *locals* argument from the `ESP/RSP` register to allocate storage for local variables. If the *lexlevel* argument is non-zero, the `enter` instruction builds a *display*. (You won’t encounter displays very often, so they’re not discussed in this book. For more details, see *The Art of Assembly Language*, 2nd ed. [No Starch Press, 2010].) Most compilers, when they even use the `enter` instruction, specify 0 as the *lexlevel* operand.

Table A-27: HLA Syntax for `enter`

Instruction	Description
<code>enter(locals₁₆, lexlevel₈);</code>	<code>push(ebp);</code> <code>sub(locals₁₆, ESP);</code> Build display if <code>lexlevel₈</code> is nonzero. Note: <code>locals₁₆</code> is a 16-bit constant; <code>lexlevel₈</code> is an 8-bit constant.

Table A-28: Gas Syntax for `enter`

Instruction	Description
<code>enter $lexlevel_8$, $locals_{16}$</code>	<pre>push(ebp); sub($locals_{16}$, esp); // RSP on x86-64 Build display if $lexlevel_8$ is nonzero. Note: $locals_{16}$ is a 16-bit constant; $lexlevel_8$ is an 8-bit constant.</pre>

Table A-29: MASM Syntax for `enter`

Instruction	Description
<code>enter $locals_{16}$, $lexlevel_8$</code>	<pre>push(ebp); sub($locals_{16}$, esp); // RSP on x86-64 Build display if $lexlevel_8$ is nonzero. Note: $locals_{16}$ is a 16-bit constant; $lexlevel_8$ is an 8-bit constant.</pre>

Table A-30: EFLAGS Settings for `enter`

Flag	Setting
Carry	Unaffected by the <code>enter</code> instruction.
Overflow	Unaffected by the <code>enter</code> instruction.
Sign	Unaffected by the <code>enter</code> instruction.
Zero	Unaffected by the <code>enter</code> instruction.

A.9 `idiv`

The `idiv` instruction takes a single operand. If that operand is an 8-bit operand (register or memory), `idiv` divides the 16-bit value in AX by that operand, producing the signed quotient in AL and the signed remainder in AH. If that operand is a 16-bit operand, `idiv` divides the 32-bit value in DX:AX (DX contains the HO word, and AX contains the LO word), leaving the signed quotient in AX and the signed remainder in DX. If the operand is a 32-bit operand, `idiv` divides the 64-bit quantity in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word) by the operand, leaving the signed quotient in EAX and the signed remainder in EDX. If the operand is a 64-bit operand, `idiv` divides the 128-bit quantity in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word) by the operand, leaving the signed quotient in RAX and the signed remainder in RDX.

This instruction scrambles the flags in the EFLAGS register; you cannot rely on flag values after executing an `idiv` instruction. This instruction raises an integer divide exception if you attempt a division by zero or if the quotient will not fit in AL, AX, EAX, or RAX (as appropriate).

Table A-31: HLA Syntax for `idiv`

Instruction	Description
<code>idiv(reg_8);</code>	$al := ax \text{ div } reg_8$ $ah := ax \text{ mod } reg_8$ reg_8 may be any 8-bit general-purpose register.
<code>idiv(reg_{16});</code>	$ax := dx:ax \text{ div } reg_{16}$ $dx := dx:ax \text{ mod } reg_{16}$ reg_{16} may be any 16-bit general-purpose register.
<code>idiv(reg_{32});</code>	$eax := edx:eax \text{ div } reg_{32}$ $edx := edx:eax \text{ mod } reg_{32}$ reg_{32} may be any 32-bit general-purpose register.
<code>idiv(mem_8);</code>	$al := ax \text{ div } mem_8$ $ah := ax \text{ mod } mem_8$ mem_8 may be any 8-bit memory location.
<code>idiv(mem_{16});</code>	$ax := dx:ax \text{ div } mem_{16}$ $dx := dx:ax \text{ mod } mem_{16}$ mem_{16} may be any 16-bit memory location.
<code>idiv(mem_{32});</code>	$eax := edx:eax \text{ div } mem_{32}$ $edx := edx:eax \text{ mod } mem_{32}$ mem_{32} may be any 32-bit memory location.

Table A-32: Gas Syntax for `idiv`

Instruction	Description
<code>idivb reg_8</code>	$al := ax \text{ div } reg_8$ $ah := ax \text{ mod } reg_8$ reg_8 may be any 8-bit general-purpose register.
<code>idivw reg_{16}</code>	$ax := dx:ax \text{ div } reg_{16}$ $dx := dx:ax \text{ mod } reg_{16}$ reg_{16} may be any 16-bit general-purpose register.
<code>idivl reg_{32}</code>	$eax := edx:eax \text{ div } reg_{32}$ $edx := edx:eax \text{ mod } reg_{32}$ reg_{32} may be any 32-bit general-purpose register.
<code>idivq reg_{32}</code>	$rax := rdx:rax \text{ div } reg_{64}$ $rdx := rdx:rax \text{ mod } reg_{64}$ reg_{64} may be any 64-bit general-purpose register.
<code>idivb mem_8</code>	$al := ax \text{ div } mem_8$ $ah := ax \text{ mod } mem_8$ mem_8 may be any 8-bit memory location.
<code>idivw mem_{16}</code>	$ax := dx:ax \text{ div } mem_{16}$ $dx := dx:ax \text{ mod } mem_{16}$ mem_{16} may be any 16-bit memory location.
<code>idivl mem_{32}</code>	$eax := edx:eax \text{ div } mem_{32}$ $edx := edx:eax \text{ mod } mem_{32}$ mem_{32} may be any 32-bit memory location.
<code>idivl mem_{64}</code>	$rax := rdx:rax \text{ div } mem_{64}$ $rdx := rdx:rax \text{ mod } mem_{64}$ mem_{64} may be any 64-bit memory location.

Table A-33: MASM Syntax for `idiv`

Instruction	Description
<code>idiv reg₈</code>	<code>al := ax div reg₈</code> <code>ah := ax mod reg₈</code> <code>reg₈</code> may be any 8-bit general-purpose register.
<code>idiv reg₁₆</code>	<code>ax := dx:ax div reg₁₆</code> <code>dx := dx:ax mod reg₁₆</code> <code>reg₁₆</code> may be any 16-bit general-purpose register.
<code>idiv reg₃₂</code>	<code>eax := edx:eax div reg₃₂</code> <code>edx := edx:eax mod reg₃₂</code> <code>reg₃₂</code> may be any 32-bit general-purpose register.
<code>idiv reg₆₄</code>	<code>rax := rdx:rax div reg₆₄</code> <code>rdx := rdx:rax mod reg₆₄</code> <code>reg₆₄</code> may be any 64-bit general-purpose register.
<code>idiv mem₈</code>	<code>al := ax div mem₈</code> <code>ah := ax mod mem₈</code> <code>mem₈</code> may be any 8-bit memory location.
<code>idiv mem₁₆</code>	<code>ax := dx:ax div mem₁₆</code> <code>dx := dx:ax mod mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>idiv mem₃₂</code>	<code>eax := edx:eax div mem₃₂</code> <code>edx := edx:eax mod mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.
<code>idiv mem₆₄</code>	<code>rax := rdx:rax div mem₆₄</code> <code>rdx := rdx:rax mod mem₆₄</code> <code>mem₆₄</code> may be any 64-bit memory location.

Table A-34: EFLAGS Settings for `idiv`

Flag	Setting
Carry	Scrambled by the <code>idiv</code> instruction.
Overflow	Scrambled by the <code>idiv</code> instruction.
Sign	Scrambled by the <code>idiv</code> instruction.
Zero	Scrambled by the <code>idiv</code> instruction.

A.10 `imul`, `intmul`

The `imul` instruction takes a couple of forms. In HLA, MASM, and Gas, one form of this instruction has a single operand. If that operand is an 8-bit operand (register or memory), `imul` multiplies the 8-bit value in AL by that operand, producing the signed product in AX. If the operand is 16 bits, `imul` multiplies the 16-bit value in AX by the operand, leaving the signed product in DX:AX (DX contains the HO word, and AX contains the LO word). If the operand is 32 bits, `imul` multiplies the 32-bit quantity in EAX by the operand, leaving the signed product in EDX:EAX (EDX

contains the HO double word, and EAX contains the LO double word). If the operand is a 64-bit operand, `imul` multiplies the 64-bit quantity in RAX by the operand, leaving the signed product in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word).

This instruction scrambles the zero and sign flags in the EFLAGS register; you cannot rely on flag values after executing an `imul` instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

A second form of the integer multiply instruction exists that does not produce an extended-precision result. Gas and MASM continue to use the `imul` mnemonic for this instruction, while HLA uses the `intmul` mnemonic (because the semantics are different for this instruction, it deserves a different mnemonic).

Table A-35: HLA Syntax for `imul`

Instruction	Description
<code>imul(<i>reg</i>₈);</code>	<code>ax := al * <i>reg</i>₈</code> <i>reg</i> ₈ may be any 8-bit general-purpose register.
<code>imul(<i>reg</i>₁₆);</code>	<code>dx:ax := ax * <i>reg</i>₁₆</code> <i>reg</i> ₁₆ may be any 16-bit general-purpose register.
<code>imul(<i>reg</i>₃₂);</code>	<code>edx:eax := eax * <i>reg</i>₃₂</code> <i>reg</i> ₃₂ may be any 32-bit general-purpose register.
<code>imul(<i>mem</i>₈);</code>	<code>ax := al * <i>mem</i>₈</code> <i>mem</i> ₈ may be any 8-bit memory location.
<code>imul(<i>mem</i>₁₆);</code>	<code>dx:ax := ax * <i>mem</i>₁₆</code> <i>mem</i> ₁₆ may be any 16-bit memory location.
<code>imul(<i>mem</i>₃₂);</code>	<code>edx:eax := eax * <i>mem</i>₃₂</code> <i>mem</i> ₃₂ may be any 32-bit memory location.
<code>intmul(<i>constant</i>, <i>srcreg</i>, <i>destreg</i>);</code>	<code><i>destreg</i> := <i>srcreg</i> * <i>constant</i></code> <i>srcreg</i> and <i>destreg</i> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>intmul(<i>constant</i>, <i>destreg</i>);</code>	<code><i>destreg</i> := <i>destreg</i> * <i>constant</i></code> <i>destreg</i> may be a 16-bit or 32-bit general-purpose register.
<code>intmul(<i>srcreg</i>, <i>destreg</i>);</code>	<code><i>destreg</i> := <i>srcreg</i> * <i>destreg</i></code> <i>srcreg</i> and <i>destreg</i> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>intmul(<i>mem</i>, <i>destreg</i>);</code>	<code><i>destreg</i> := <i>mem</i> * <i>destreg</i></code> <i>destreg</i> must be a 16-bit or 32-bit general-purpose register; <i>mem</i> is a memory location that must be the same size as the register.

Table A-36: Gas Syntax for `imul`

Instruction	Description
<code>imulb <i>reg</i>₈</code>	<code>ax := al * <i>reg</i>₈</code> <i>reg</i> ₈ may be any 8-bit general-purpose register.
<code>imulw <i>reg</i>₁₆</code>	<code>dx:ax := ax * <i>reg</i>₁₆</code> <i>reg</i> ₁₆ may be any 16-bit general-purpose register.
<code>imull <i>reg</i>₃₂</code>	<code>edx:eax := eax * <i>reg</i>₃₂</code> <i>reg</i> ₃₂ may be any 32-bit general-purpose register.
<code>imulq <i>reg</i>₃₂</code>	<code>rdx:rax := rax * <i>reg</i>₆₄</code> <i>reg</i> ₆₄ may be any 64-bit general-purpose register.
<code>imulb <i>mem</i>₈</code>	<code>ax := al * <i>mem</i>₈</code> <i>mem</i> ₈ may be any 8-bit memory location.
<code>imulw <i>mem</i>₁₆</code>	<code>dx:ax := ax * <i>mem</i>₁₆</code> <i>mem</i> ₁₆ may be any 16-bit memory location.
<code>imull <i>mem</i>₃₂</code>	<code>edx:eax := eax * <i>mem</i>₃₂</code> <i>mem</i> ₃₂ may be any 32-bit memory location.
<code>imull <i>mem</i>₆₄</code>	<code>rdx:rax := rax * <i>mem</i>₆₄</code> <i>mem</i> ₆₄ may be any 64-bit memory location.
<code>imulw <i>constant</i>, <i>srcreg</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>constant</i></code> <i>srcreg</i> and <i>destreg</i> must be 16-bit general-purpose registers.
<code>imull <i>constant</i>, <i>srcreg</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>constant</i></code> <i>srcreg</i> and <i>destreg</i> must be 32-bit general-purpose registers.
<code>imulw <i>constant</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>destreg</i> * <i>constant</i></code> <i>destreg</i> must be a 16-bit general-purpose register.
<code>imull <i>constant</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>destreg</i> * <i>constant</i></code> <i>destreg</i> may be a 32-bit general-purpose register.
<code>imulw <i>srcreg</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>destreg</i></code> <i>srcreg</i> and <i>destreg</i> must both be 16-bit general-purpose registers.
<code>imull <i>srcreg</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>destreg</i></code> <i>srcreg</i> and <i>destreg</i> must both be 32-bit general-purpose registers.
<code>imulq <i>srcreg</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>destreg</i></code> <i>srcreg</i> and <i>destreg</i> must both be 64-bit general-purpose registers.
<code>imulw <i>mem</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>mem</i> * <i>destreg</i></code> <i>destreg</i> must be a 16-bit general-purpose register; <i>mem</i> is a memory location that must be the same size as the register.
<code>imull <i>mem</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>mem</i> * <i>destreg</i></code> <i>destreg</i> must be a 32-bit general-purpose register; <i>mem</i> is a memory location that must be the same size as the register.
<code>imulq <i>mem</i>, <i>destreg</i></code>	<code><i>destreg</i> := <i>mem</i> * <i>destreg</i></code> <i>destreg</i> must be a 64-bit general-purpose register; <i>mem</i> is a memory location that must be the same size as the register.

Table A-37: MASM Syntax for imul

Instruction	Description
<code>imul <i>reg</i>₈</code>	<code>ax := al * <i>reg</i>₈</code> <i>reg</i> ₈ may be any 8-bit general-purpose register.
<code>imul <i>reg</i>₁₆</code>	<code>dx:ax := ax * <i>reg</i>₁₆</code> <i>reg</i> ₁₆ may be any 16-bit general-purpose register.
<code>imul <i>reg</i>₃₂</code>	<code>edx:eax := eax * <i>reg</i>₃₂</code> <i>reg</i> ₃₂ may be any 32-bit general-purpose register.
<code>imul <i>reg</i>₆₄</code>	<code>rdx:rax := rax * <i>reg</i>₆₄</code> <i>reg</i> ₆₄ may be any 64-bit general-purpose register.
<code>imul <i>mem</i>₈</code>	<code>ax := al * <i>mem</i>₈</code> <i>mem</i> ₈ may be any 8-bit memory location.
<code>imul <i>mem</i>₁₆</code>	<code>dx:ax := ax * <i>mem</i>₁₆</code> <i>mem</i> ₁₆ may be any 16-bit memory location.
<code>imul <i>mem</i>₃₂</code>	<code>edx:eax := eax * <i>mem</i>₃₂</code> <i>mem</i> ₃₂ may be any 32-bit memory location.
<code>imul <i>mem</i>₆₄</code>	<code>rdx:rax := rax * <i>mem</i>₆₄</code> <i>mem</i> ₆₄ may be any 64-bit memory location.
<code>imul <i>destreg</i>, <i>srcreg</i>, <i>constant</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>constant</i></code> <i>srcreg</i> and <i>destreg</i> may be 16-bit or 32-bit general-purpose registers; they must both be the same size.
<code>imul <i>destreg</i>, <i>constant</i></code>	<code><i>destreg</i> := <i>destreg</i> * <i>constant</i></code> <i>destreg</i> may be a 16-bit or 32-bit general-purpose register.
<code>imul <i>destreg</i>, <i>srcreg</i></code>	<code><i>destreg</i> := <i>srcreg</i> * <i>destreg</i></code> <i>srcreg</i> and <i>destreg</i> may be 16-bit, 32-bit, or 64-bit general-purpose registers; they must both be the same size.
<code>imul <i>destreg</i>, <i>mem</i></code>	<code><i>destreg</i> := <i>mem</i> * <i>destreg</i></code> <i>destreg</i> must be a 16-bit, 32-bit, or 64-bit general-purpose register; <i>mem</i> is a memory location that must be the same size as the register.

Table A-38: EFLAGS Settings for imul

Flag	Setting
Carry	Set if signed overflow occurs.
Overflow	Set if signed overflow occurs.
Sign	Scrambled by the idiv instruction.
Zero	Scrambled by the idiv instruction.

A.11 inc

The `inc` (increment) instruction requires a single operand. The CPU adds 1 from this operand. This instruction also sets several flags in the EFLAGS register, based on the result, but note that the flags are not set identically to the `add` instruction.

Table A-39: HLA Syntax for `inc`

Instruction	Description
<code>inc(reg);</code>	$reg := reg + 1$ <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>inc(mem);</code>	$mem := mem + 1$ <i>mem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-40: Gas Syntax for `inc`

Instruction	Description
<code>incb reg_8</code> <code>incw reg_{16}</code> <code>incl reg_{32}</code> <code>incq reg_{64}</code>	$reg_n := reg_n + 1$ <i>reg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the suffix.
<code>incb mem_8</code> <code>incw mem_{16}</code> <code>incl mem_{32}</code> <code>incq mem_{64}</code>	$mem_n := mem_n + 1$ <i>mem_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-41: MASM Syntax for `inc`

Instruction	Description
<code>inc <i>reg</i></code>	$reg := reg + 1$ <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>inc <i>mem</i></code>	$mem := mem + 1$ <i>mem</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-42: EFLAGS Settings for `inc`

Flag	Setting
Carry	Unaffected by the <code>inc</code> instruction.
Overflow	Set if adding 1 produces a signed overflow.
Sign	Set if adding 1 produces a 1 in the HO bit position.
Zero	Set if adding 1 produces 0.

A.12 Conditional Jumps

The 80x86 supports a wide variety of conditional jumps (*jcc*) that allow the CPU to make decisions based on conditions computed by instructions, such as *cmp*, that affect various flags in the EFLAGS register. Note, however, that these instructions do not themselves affect any of the flags in the EFLAGS register.

Table A-43: Conditional Jump Instructions

Instruction	Description
<i>ja label</i> ; //HLA <i>ja label</i> //Gas/MASM	Unsigned conditional jump if above. You would generally use this instruction immediately after a <i>cmp</i> instruction to test to see if one operand is greater than another using an unsigned comparison. Control transfers to the specified <i>label</i> if this condition is true, and falls through to the next instruction if the condition is false.
<i>jae label</i> ; //HLA <i>jae label</i> //Gas/MASM	Unsigned conditional jump if above or equal. See <i>ja</i> for details.
<i>jb label</i> ; //HLA <i>jb label</i> //Gas/MASM	Unsigned conditional jump if below. See <i>ja</i> for details.
<i>jbe label</i> ; //HLA <i>jbe label</i> //Gas/MASM	Unsigned conditional jump if below or equal. See <i>ja</i> for details.
<i>jc label</i> ; //HLA <i>jc label</i> //Gas/MASM	Conditional jump if carry is 1. See <i>ja</i> for details.
<i>je label</i> ; //HLA <i>je label</i> //Gas/MASM	Conditional jump if equal. See <i>ja</i> for details.
<i>jg label</i> ; //HLA <i>jg label</i> //Gas/MASM	Signed conditional jump if greater. See <i>ja</i> for details.
<i>jge label</i> ; //HLA <i>jge label</i> //Gas/MASM	Signed conditional jump if greater or equal. See <i>ja</i> for details.
<i>jl label</i> ; //HLA <i>jl label</i> //Gas/MASM	Signed conditional jump if less than. See <i>ja</i> for details.
<i>jle label</i> ; //HLA <i>jle label</i> //Gas/MASM	Signed conditional jump if less than or equal. See <i>ja</i> for details.
<i>jna label</i> ; //HLA <i>jna label</i> //Gas/MASM	Unsigned conditional jump if not above. See <i>ja</i> for details.
<i>jnae label</i> ; //HLA <i>jnae label</i> //Gas/MASM	Unsigned conditional jump if not above or equal. See <i>ja</i> for details.
<i>jnb label</i> ; //HLA <i>jnb label</i> //Gas/MASM	Unsigned conditional jump if below. See <i>ja</i> for details.
<i>jnb label</i> ; //HLA <i>jnb label</i> //Gas/MASM	Unsigned conditional jump if below or equal. See <i>ja</i> for details.
<i>jnc label</i> ; //HLA <i>jnc label</i> //Gas/MASM	Conditional jump if carry flag is clear (no carry). See <i>ja</i> for details.

(continued)

Table A-43: Conditional Jump Instructions (continued)

Instruction	Description
<code>jne label; //HLA</code> <code>jne label //Gas/MASM</code>	Conditional jump if not equal. See <code>ja</code> for details.
<code>jng label; //HLA</code> <code>jng label //Gas/MASM</code>	Signed conditional jump if not greater. See <code>ja</code> for details.
<code>jnge label; //HLA</code> <code>jnge label //Gas/MASM</code>	Signed conditional jump if not greater or equal. See <code>ja</code> for details.
<code>jnl label; //HLA</code> <code>jnl label //Gas/MASM</code>	Signed conditional jump if not less than. See <code>ja</code> for details.
<code>jnle label; //HLA</code> <code>jnle label //Gas/MASM</code>	Signed conditional jump if not less than or equal. See <code>ja</code> for details.
<code>jno label; //HLA</code> <code>jno label //Gas/MASM</code>	Conditional jump if no overflow (overflow flag = 0). See <code>ja</code> for details.
<code>jns label; //HLA</code> <code>jns label //Gas/MASM</code>	Conditional jump if no sign (sign flag = 0). See <code>ja</code> for details.
<code>jnz label; //HLA</code> <code>jnz label //Gas/MASM</code>	Conditional jump if not zero (zero flag = 0). See <code>ja</code> for details.
<code>jo label; //HLA</code> <code>jo label //Gas/MASM</code>	Conditional jump if overflow (overflow flag = 1). See <code>ja</code> for details.
<code>js label; //HLA</code> <code>js label //Gas/MASM</code>	Conditional jump if sign (sign flag = 0). See <code>ja</code> for details.
<code>jz label; //HLA</code> <code>jz label //Gas/MASM</code>	Conditional jump if zero (zero flag = 0). See <code>ja</code> for details.
<code>jcxz label; //HLA</code> <code>jcxz label //Gas/MASM</code>	Conditional jump if CX is 0. See <code>ja</code> for details. Note: the range of this branch is limited to ± 128 bytes around the instruction.
<code>jecxz label; //HLA</code> <code>jecxz label //Gas/MASM</code>	Conditional jump if ECX is 0. See <code>ja</code> for details. Note: the range of this branch is limited to ± 128 bytes around the instruction.

A.13 jmp

The `jmp` instruction unconditionally transfers control to the memory location specified by its operand. This instruction does not affect any flags.

Table A-44: HLA Syntax for `jmp`

Instruction	Description
<code>jmp label;</code> <code>jmp(label);</code>	Transfers control to the machine instruction following the <code>label</code> in the source file.
<code>jmp(reg₃₂);</code>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register <code>reg₃₂</code> .
<code>jmp(mem₃₂);</code>	Transfers control to the memory location whose 32-bit address is held in the memory location specified by <code>mem₃₂</code> .

Table A-45: Gas Syntax for `jmp`

Instruction	Description
<code>jmp label</code>	Transfers control to the machine instruction following the <i>label</i> in the source file.
<code>jmp *reg₃₂</code> <code>jmp *reg₆₄</code>	Transfers control to the memory location whose address is held in the general-purpose register <i>reg₃₂</i> (x86) or <i>reg₆₄</i> (x86-64).
<code>jmp mem₃₂</code> <code>jmp mem₆₄</code>	Transfers control to the memory location whose address is held in the memory location specified by <i>mem₃₂</i> (x86) or <i>mem₆₄</i> (x86-64).

Table A-46: MASM Syntax for `jmp`

Instruction	Description
<code>jmp label</code>	Transfers control to the machine instruction following the <i>label</i> in the source file.
<code>jmp reg₃₂</code> <code>jmp reg₆₄</code>	Transfers control to the memory location whose address is held in the 32-bit general-purpose register <i>reg₃₂</i> (x86) or 64-bit general-purpose register <i>reg₆₄</i> (x86-64).
<code>jmp mem₃₂</code> <code>jmp mem₆₄</code>	Transfers control to the memory location whose address is held in the memory location specified by <i>mem₃₂</i> (x86) or <i>mem₆₄</i> (x86-64).

A.14 `lea`

The `lea` instruction loads a register with the effective address of a memory operand. This is in direct contrast to the `mov` instruction, which loads a register with the contents of a memory location. Like `mov`, the `lea` instruction does not affect any flags in the EFLAGS register. Many compilers actually use this instruction to add a constant to a register, or multiply a register's value by 2, 4, or 8, and then move the result into a different register.

Table A-47: HLA Syntax for `lea`

Instruction	Description
<code>lea(reg₃₂, mem);</code> <code>lea(mem, reg₃₂);</code>	<i>reg₃₂</i> := address of <i>mem</i> <i>reg₃₂</i> must be a 32-bit general-purpose register. <i>mem</i> can be any sized memory location. Note that both syntaxes are identical in HLA.

Table A-48: Gas Syntax for `lea`

Instruction	Description
<code>leal mem, reg₃₂</code> <code>leaq mem, reg₃₂</code>	<i>reg₃₂</i> := address of <i>mem</i> <i>reg₆₄</i> must be a 64-bit general-purpose register. <i>mem</i> can be any sized memory location.

Table A-49: MASM Syntax for lea

Instruction	Description
lea <i>reg</i> ₃₂ , <i>mem</i> lea <i>reg</i> ₆₄ , <i>mem</i>	<i>reg</i> _{<i>xx</i>} := address of <i>mem</i> . <i>reg</i> ₃₂ must be a 32-bit general-purpose register. <i>mem</i> can be any sized memory location (x86). <i>reg</i> ₆₄ must be a 64-bit general-purpose register. <i>mem</i> can be any sized memory location (x86-64).

A.15 leave

The leave instruction cleans up after a procedure, removing local variable storage and restoring the EBP (RBP on x86-64) register to its original value. It copies the value of EBP/RBP into ESP/RSP. It pops EBP/RBP's value from the stack.

Table A-50: HLA Syntax for leave

Instruction	Description
leave; //HLA syntax	mov(ebp, esp);
leave //MASM/Gas	pop(esp);

Table A-51: EFLAGS Settings for leave

Flag	Setting
Carry	Unaffected by the Leave instruction.
Overflow	Unaffected by the Leave instruction.
Sign	Unaffected by the Leave instruction.
Zero	Unaffected by the Leave instruction.

A.16 mov

The mov instruction requires two operands: a source and a destination. It copies the value from the source operand to the destination operand. It does not affect any flags in the EFLAGS register.

Table A-52: HLA Syntax for mov

Instruction	Description
mov(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> := <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
mov(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> := <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

(continued)

Table A-52: HLA Syntax for mov (continued)

Instruction	Description
<code>mov(srcreg, destreg);</code>	<i>destreg := srcreg</i> <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>mov(srcmem, destreg);</code>	<i>destreg := srcmem</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>mov(srcreg, destmem);</code>	<i>destmem := srcreg</i> <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-53: Gas Syntax for mov

Instruction	Description
<code>movb constant, destreg₈</code> <code>movw constant, destreg₁₆</code> <code>movl constant, destreg₃₂</code>	<i>destreg_n := constant</i> <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>movb constant, destmem₈</code> <code>movw constant, destmem₁₆</code> <code>movl constant, destmem₃₂</code>	<i>destmem_n := constant</i> <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>movb srcreg₈, destreg₈</code> <code>movw srcreg₁₆, destreg₁₆</code> <code>movl srcreg₃₂, destreg₃₂</code> <code>movq srcreg₆₄, destreg₆₄</code>	<i>destreg_n := srcreg_n</i> <i>destreg_n</i> and <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
<code>movb srcmem₈, destreg₈</code> <code>movw srcmem₁₆, destreg₁₆</code> <code>movl srcmem₃₂, destreg₃₂</code> <code>movq srcmem₆₄, destreg₆₄</code>	<i>destreg_n := srcmem_n</i> <i>destreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>srcmem_n</i> can be any like-sized memory location.
<code>movb srcreg₈, destmem₈</code> <code>movw srcreg₁₆, destmem₁₆</code> <code>movl srcreg₃₂, destmem₃₂</code> <code>movl srcreg₆₄, destmem₆₄</code>	<i>destmem_n := srcreg_n</i> <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>destmem_n</i> can be any like-sized memory location.

Table A-54: MASM Syntax for mov

Instruction	Description
<code>mov destreg, constant</code>	<i>destreg := constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>mov destmem, constant</code>	<i>destmem := constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>mov destreg, srcreg</code>	<i>destreg := srcreg</i> <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.

(continued)

Table A-54: MASM Syntax for `mov` (continued)

Instruction	Description
<code>mov destreg, srcmem</code>	<i>destreg</i> := <i>srcmem</i> <i>destreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>mov destmem, srcreg</code>	<i>destmem</i> := <i>srcreg</i> <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

A.17 `movs`, `movsb`, `movsd`, `movsq`, `movsw`

The `movs` instructions—the *move string* instructions that copy blocks of data from one range of memory locations to another—do not require any explicit operands. These instructions take two forms: the move string instruction by itself, and a move string instruction with a “repeat” prefix.

Without a repeat prefix, these instructions copy a byte (`movsb`), word (`movsw`), double word (`movsd`), or quad word (`movsq`) from the memory location pointed at by ESI (the source index register) to the memory location pointed at by EDI (the destination index register). After copying the data, the CPU either increments or decrements these two registers by the size, in bytes, of the transfer. That is, `movsb` increments or decrements ESI and EDI by 1, `movsw` increments or decrements them by 2, and `movsd` increments or decrements them by 4. These instructions determine whether to increment or decrement ESI and EDI based on the value of the *direction flag* in the EFLAGS register. If the direction flag is clear, the move string instructions increment ESI and EDI; if the direction flag is set, the move string instructions decrement ESI and EDI.

If the repeat prefix is attached to one of these move string instructions, the CPU repeats the move operation the number of times specified by the ECX register.

These instructions do not affect any flags.

Table A-55: HLA Syntax for `movsb`, `movsd`, and `movsw`

Instruction	Description
<code>movsb();</code> <code>movsw();</code> <code>movsd();</code>	[edi] := [esi] Copies the byte, word, or double word pointed at by ESI to the memory location pointed at by EDI. After moving the data, these instructions increment ESI and EDI by 1, 2, or 4 if the direction flag is clear; they decrement ESI and EDI by 1, 2, or 4 if the direction flag is set.
<code>rep.movsb();</code> <code>rep.movsw();</code> <code>rep.movsd();</code>	[edi] := [esi] Copies a block of ECX bytes, words, or double words from where ESI points to where EDI points. Increments or decrements ESI and EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-56: Gas Syntax for movsb, movsd, movsl, and movsw

Instruction	Description
movsb movsw movsl movsq	[edi] := [esi] // x86 [rdi] := [rsi] // x86-64 Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsl rep movsq	[edi] := [esi] // x86 * count in ECX [rdi] := [rsi] // x86-64 * count in RCX Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set. These instructions repeat this operation the number of times specified by the count in the ECX (x86)/RCX (x86-64) register.

Table A-57: MASM Syntax for movsb, movsd, movsq, and movsw

Instruction	Description
movsb movsw movsd movsq	[edi] := [esi] // x86 [rdi] := [rsi] // x86-64 Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsd rep movsq	[edi] := [esi] // x86 * count in ECX [rdi] := [rsi] // x86-64 * count in RCX Copies the byte, word, or double word pointed at by ESI (x86) or RSI (x86-64) to the memory location pointed at by EDI (x86) or RDI (x86-64). After moving the data, these instructions increment ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement ESI/RSI and EDI/RDI by 1, 2, 4, or 8 if the direction flag is set. These instructions repeat this operation the number of times specified by the count in the ECX (x86)/RCX (x86-64) register.

A.18 movsx, movzx

The `movsx` and `movzx` instructions require two operands: a source and a destination. The destination operand must be larger than the source operand. These instructions copy the smaller data to the larger object using sign extension (`movsx`) or zero extension (`movzx`). Compilers use these instructions to translate smaller values to larger objects. These instructions do not affect any flags.

NOTE

See WGC1 for details on sign extension.

Table A-58: HLA Syntax for movsx and movzx

Instruction	Description
<code>movsx(srcreg, destreg);</code>	$destreg := srcreg$. Sign-extends <i>srcreg</i> to the size of <i>destreg</i> . <i>destreg</i> can be a 16-bit or 32-bit register, <i>srcreg</i> must be an 8-bit or 16-bit register and <i>srcreg</i> must be smaller than <i>destreg</i> .
<code>movzx(srcreg, destreg);</code>	$destreg := srcreg$ Zero-extends <i>srcreg</i> to the size of <i>destreg</i> . <i>destreg</i> can be a 16-bit or 32-bit register; <i>srcreg</i> must be an 8-bit or 16-bit register and <i>srcreg</i> must be smaller than <i>destreg</i> .
<code>movsx(srcmem, destreg);</code>	$destreg := srcmem$ Sign-extends the value of <i>srcmem</i> to the size of <i>destreg</i> . <i>destreg</i> may be any 16-bit or 32-bit general-purpose register; <i>srcmem</i> is an 8-bit or 16-bit memory location that is smaller than <i>destreg</i> .
<code>movzx(srcmem, destreg);</code>	$destreg := srcmem$ Zero-extends the value of <i>srcmem</i> to the size of <i>destreg</i> . <i>destreg</i> may be any 16-bit or 32-bit general-purpose register; <i>srcmem</i> is an 8-bit or 16-bit memory location that is smaller than <i>destreg</i> .

Table A-59: Gas Syntax for movsbw, movsbl, movslq, movswl, movzbw, movzbl, movzlw, and movzwl

Instruction	Description
<code>movsbw srcreg₈, destreg₁₆</code> <code>movsbl srcreg₈, destreg₃₂</code> <code>movswl srcreg₁₆, destreg₃₂</code> <code>movslq srcreg₃₂, destreg₆₄</code>	$destreg_n := srcreg_m$ Sign-extends <i>srcreg_m</i> to the size of <i>destreg_n</i> . <i>destreg_n</i> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. <i>srcreg_m</i> must be an 8-bit, 16-bit, or 32-bit register, as appropriate for the instruction.
<code>movzbw srcreg₈, destreg₁₆</code> <code>movzbl srcreg₈, destreg₃₂</code> <code>movzwl srcreg₁₆, destreg₃₂</code> <code>movzlw srcreg₃₂, destreg₆₄</code>	$destreg_n := srcreg_m$ Zero-extends <i>srcreg_m</i> to the size of <i>destreg_n</i> . <i>destreg_n</i> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. <i>srcreg_m</i> must be an 8-bit, 16-bit, or 32-bit register, as appropriate for the instruction.
<code>movsbw srcmem₈, destreg₁₆</code> <code>movsbl srcmem₈, destreg₃₂</code> <code>movswl srcmem₁₆, destreg₃₂</code> <code>movslq srcmem₃₂, destreg₆₄</code>	$destreg_n := srcmem_m$ Sign-extends the value of <i>srcmem_m</i> to the size of <i>destreg_n</i> . <i>destreg_n</i> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. <i>srcmem_m</i> must be an 8-bit, 16-bit, or 32-bit memory location, as appropriate for the instruction.
<code>movzbw srcmem₈, destreg₁₆</code> <code>movzbl srcmem₈, destreg₃₂</code> <code>movzwl srcmem₁₆, destreg₃₂</code> <code>movzlw srcmem₃₂, destreg₆₄</code>	$destreg_n := srcmem_m$ Zero-extends the value of <i>srcmem_m</i> to the size of <i>destreg_n</i> . <i>destreg_n</i> can be a 16-bit, 32-bit, or 64-bit register, as appropriate for the instruction. <i>srcmem_m</i> must be an 8-bit, 16-bit, or 32-bit memory location, as appropriate for the instruction.

Table A-60: MASM Syntax for `movsx` and `movzx`

Instruction	Description
<code>movsx destreg, srcreg</code>	<i>destreg</i> := <i>srcreg</i> Sign-extends <i>srcreg</i> to the size of <i>destreg</i> . <i>destreg</i> can be a 16-bit, 32-bit, or 64-bit register; <i>srcreg</i> must be an 8-bit or 16-bit register; and <i>srcreg</i> must be smaller than <i>destreg</i> .
<code>movzx destreg, srcreg</code>	<i>destreg</i> := <i>srcreg</i> Zero-extends <i>srcreg</i> to the size of <i>destreg</i> . <i>destreg</i> can be a 16-bit, 32-bit, or 64-bit register; <i>srcreg</i> must be an 8-bit, 16-bit, or 32-bit register; and <i>srcreg</i> must be smaller than <i>destreg</i> .
<code>movsx destreg, srcmem</code>	<i>destreg</i> := <i>srcmem</i> Sign-extends the value of <i>srcmem</i> to the size of <i>destreg</i> . <i>destreg</i> may be any 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> is an 8-bit, 16-bit, or 32-bit memory location that is smaller than <i>destreg</i> .
<code>movzx destreg, srcmem</code>	<i>destreg</i> := <i>srcmem</i> Zero-extends the value of <i>srcmem</i> to the size of <i>destreg</i> . <i>destreg</i> may be any 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> is an 8-bit, 16-bit, or 32-bit memory location that is smaller than <i>destreg</i> .

A.19 mul

The `mul` instruction allows a single operand. If the operand is 8 bits (register or memory), `mul` multiplies the 8-bit value in AL by that operand, producing an unsigned product in AX. If that operand is 16 bits, `mul` multiplies the 16-bit value in AX by the operand, leaving the unsigned product in DX:AX (DX contains the HO word, and AX contains the LO word). If the operand is 32 bits, `mul` multiplies the 32-bit quantity in EAX by the operand, leaving the unsigned product in EDX:EAX (EDX contains the HO double word, and EAX contains the LO double word). If the operand is a 64-bit operand, `mul` multiplies the 64-bit quantity in RAX by the operand, leaving the unsigned product in RDX:RAX (RDX contains the HO quad word, and RAX contains the LO quad word).

This instruction scrambles the zero and sign flags in the EFLAGS register; you can't rely on flag values after executing a `mul` instruction. It sets the carry and overflow flags if the result doesn't fit into the size specified by the single operand.

Table A-61: HLA Syntax for `mul`

Instruction	Description
<code>mul(reg₈);</code>	<i>ax</i> := <i>al</i> * <i>reg₈</i> <i>reg₈</i> may be any 8-bit general-purpose register.
<code>mul(reg₁₆);</code>	<i>dx:ax</i> := <i>ax</i> * <i>reg₁₆</i> <i>reg₁₆</i> may be any 16-bit general-purpose register.
<code>mul(reg₃₂);</code>	<i>edx:eax</i> := <i>eax</i> * <i>reg₃₂</i> <i>reg₃₂</i> may be any 32-bit general-purpose register.

(continued)

Table A-61: HLA Syntax for `mul` (continued)

Instruction	Description
<code>mul(mem₈);</code>	<code>ax := al * mem₈</code> <code>mem₈</code> may be any 8-bit memory location.
<code>mul(mem₁₆);</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>mul(mem₃₂);</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.

Table A-62: Gas Syntax for `mul`

Instruction	Description
<code>mulb reg₈</code>	<code>ax := al * reg₈</code> <code>reg₈</code> may be any 8-bit general-purpose register.
<code>mulw reg₁₆</code>	<code>dx:ax := ax * reg₁₆</code> <code>reg₁₆</code> may be any 16-bit general-purpose register.
<code>mull reg₃₂</code>	<code>edx:eax := eax * reg₃₂</code> <code>reg₃₂</code> may be any 32-bit general-purpose register.
<code>mulq reg₆₄</code>	<code>rdx:rax := rax * reg₆₄</code> <code>reg₆₄</code> may be any 64-bit general-purpose register.
<code>mulb mem₈</code>	<code>ax := al * mem₈</code> <code>mem₈</code> may be any 8-bit memory location.
<code>mulw mem₁₆</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>mull mem₃₂</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.
<code>mulq mem₆₄</code>	<code>rdx:rax := rax * mem₆₄</code> <code>mem₆₄</code> may be any 64-bit memory location.

Table A-63: MASM Syntax for `mul`

Instruction	Description
<code>mul reg₈</code>	<code>ax := al * reg₈</code> <code>reg₈</code> may be any 8-bit general-purpose register.
<code>mul reg₁₆</code>	<code>dx:ax := ax * reg₁₆</code> <code>reg₁₆</code> may be any 16-bit general-purpose register.
<code>mul reg₃₂</code>	<code>edx:eax := eax * reg₃₂</code> <code>reg₃₂</code> may be any 32-bit general-purpose register.
<code>mul reg₆₄</code>	<code>rdx:rax := rax * reg₆₄</code> <code>reg₆₄</code> may be any 64-bit general-purpose register.
<code>mul mem₈</code>	<code>ax := al * mem₈</code> <code>mem₈</code> may be any 8-bit memory location.
<code>mul mem₁₆</code>	<code>dx:ax := ax * mem₁₆</code> <code>mem₁₆</code> may be any 16-bit memory location.
<code>mul mem₃₂</code>	<code>edx:eax := eax * mem₃₂</code> <code>mem₃₂</code> may be any 32-bit memory location.
<code>mul mem₆₄</code>	<code>rdx:rax := rax * mem₆₄</code> <code>mem₆₄</code> may be any 64-bit memory location.

Table A-64: EFLAGS Settings for mul

Flag	Setting
Carry	Set if unsigned overflow occurs.
Overflow	Set if unsigned overflow occurs.
Sign	Scrambled by the mul instruction.
Zero	Scrambled by the mul instruction.

A.20 neg

The neg (negate) instruction requires a single operand. The CPU takes the two's complement of this operand (that is, it negates the value). This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-65: HLA Syntax for neg

Instruction	Description
neg(<i>reg</i>);	<i>reg</i> := - <i>reg</i> <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
neg(<i>mem</i>);	<i>mem</i> := - <i>mem</i> <i>mem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-66: Gas Syntax for neg

Instruction	Description
negb <i>reg</i> ₈ negw <i>reg</i> ₁₆ negl <i>reg</i> ₃₂ negq <i>reg</i> ₆₄	<i>reg</i> _{<i>n</i>} := - <i>reg</i> _{<i>n</i>} <i>reg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the suffix.
negb <i>mem</i> ₈ negw <i>mem</i> ₁₆ negl <i>mem</i> ₃₂ negq <i>mem</i> ₃₂	<i>mem</i> _{<i>n</i>} := - <i>mem</i> _{<i>n</i>} <i>mem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-67: MASM Syntax for neg

Instruction	Description
neg <i>reg</i>	<i>reg</i> := - <i>reg</i> <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
neg <i>mem</i>	<i>mem</i> := - <i>mem</i> <i>mem</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-68: EFLAGS Settings for neg

Flag	Setting
Carry	Set if there is an unsigned overflow.
Overflow	Set if the original value was the smallest negative value (which cannot be negated in the two's complement system).
Sign	Set negation produces a 1 in the HO bit position.
Zero	Set if negation produces 0 (that is, the value was originally 0).

A.21 not

The not instruction requires a single operand. The CPU inverts all the bits in this operand. This instruction also sets several flags in the EFLAGS register, based on the result.

Table A-69: HLA Syntax for not

Instruction	Description
not(<i>reg</i>);	<i>reg</i> := not <i>reg</i> <i>reg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
not(<i>mem</i>);	<i>mem</i> := not <i>mem</i> <i>mem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-70: Gas Syntax for not

Instruction	Description
notb <i>reg</i> ₈ notw <i>reg</i> ₁₆ notl <i>reg</i> ₃₂ notq <i>reg</i> ₆₄	<i>reg</i> _{<i>n</i>} := not <i>reg</i> _{<i>n</i>} <i>reg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the suffix.
notb <i>mem</i> ₈ notw <i>mem</i> ₁₆ notl <i>mem</i> ₃₂ notq <i>mem</i> ₆₄	<i>mem</i> _{<i>n</i>} := not <i>mem</i> _{<i>n</i>} <i>mem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the suffix.

Table A-71: MASM Syntax for not

Instruction	Description
not <i>reg</i>	<i>reg</i> := not <i>reg</i> <i>reg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
not <i>mem</i>	<i>mem</i> := not <i>mem</i> <i>mem</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-72: EFLAGS Settings for not

Flag	Setting
Carry	Always cleared.
Overflow	Always cleared.
Sign	Set if logical not produces a 1 in the HO bit position.
Zero	Set if logical not produces 0 (that is, the value was originally all 1 bits).

A.22 or

The or instruction requires two operands: a source and a destination. It computes the bitwise logical OR of these two operands' values and stores the result into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the bitwise result.

Table A-73: HLA Syntax for or

Instruction	Description
<code>or(constant, destreg);</code>	$destreg := destreg \text{ OR } constant$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>or(constant, destmem);</code>	$destmem := destmem \text{ OR } constant$ <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>or(srcreg, destreg);</code>	$destreg := destreg \text{ OR } srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>or(srcmem, destreg);</code>	$destreg := destreg \text{ OR } srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>or(srcreg, destmem);</code>	$destmem := destmem \text{ OR } srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-74: Gas Syntax for or

Instruction	Description
<code>orb constant, destreg₈</code> <code>orw constant, destreg₁₆</code> <code>orl constant, destreg₃₂</code>	$destreg_n := destreg_n \text{ OR } constant$ <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>orb constant, destmem₈</code> <code>orw constant, destmem₁₆</code> <code>orl constant, destmem₃₂</code>	$destmem_n := destmem_n \text{ OR } constant$ <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>orb srcreg₈, destreg₈</code> <code>orw srcreg₁₆, destreg₁₆</code> <code>orl srcreg₃₂, destreg₃₂</code> <code>orq srcreg₆₄, destreg₆₄</code>	$destreg_n := destreg_n \text{ OR } srcreg_n$ <i>destreg_n</i> and <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.

(continued)

Table A-74: Gas Syntax for `or` (continued)

Instruction	Description
<code>orb srcmem₈, destreg₈</code>	$destreg_n := destreg_n \text{ OR } srcmem_n$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; $srcmem_n$ can be any like-sized memory location.
<code>orw srcmem₁₆, destreg₁₆</code>	
<code>orl srcmem₃₂, destreg₃₂</code>	
<code>orq srcmem₆₄, destreg₆₄</code>	
<code>orb srcreg₈, destmem₈</code>	$destmem_n := destmem_n \text{ OR } srcreg_n$ $srcreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; $destmem_n$ can be any like-sized memory location.
<code>orw srcreg₁₆, destmem₁₆</code>	
<code>orl srcreg₃₂, destmem₃₂</code>	
<code>orq srcreg₆₄, destmem₆₄</code>	

Table A-75: MASM Syntax for `or`

Instruction	Description
<code>or destreg, constant</code>	$destreg := destreg \text{ OR } constant$ $destreg$ may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>or destmem, constant</code>	$destmem := destmem \text{ OR } constant$ $destmem$ may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>or destreg, srcreg</code>	$destreg := destreg \text{ OR } srcreg$ $destreg$ and $srcreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
<code>or destreg, srcmem</code>	$destreg := destreg \text{ OR } srcmem$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, $srcmem$ can be any like-sized memory location.
<code>or destmem, srcreg</code>	$destmem := destmem \text{ OR } srcreg$ $srcreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; $destmem$ can be any like-sized memory location.

Table A-76: EFLAGS Settings for `or`

Flag	Setting
Carry	Always clear.
Overflow	Always clear.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

A.23 `push`, `pushfd`, `pushd`, `pushq`, and `pushhw`

The `push` instruction pushes data onto the 80x86 *hardware stack*, a region in memory that is addressed by the 80x86 ESP (x86) or RSP (x86-64) register. `push` requires a single 16-bit, 32-bit, or 64-bit register, memory, or constant operand and does the following:

1. Subtract the size of the operand in bytes (2, 4, or 8) from the ESP/RSP.

2. Store a copy of the operand's value at the memory location now referenced by ESP/RSP.

The `pushfd` instruction pushes a copy of the 80x86 EFLAGS register onto the stack (4 bytes) or RFLAGS register (8 bytes). Often, you'll see the instructions `pushd` and `pushw` in assembly code. They are used to push double-word or word constants (respectively) onto the stack.

None of these instructions affects any flags in the EFLAGS register.

Table A-77: HLA Syntax for `push`, `pushfd`, `pushw`, and `pushd`

Instruction	Description
<code>push(constant);</code> <code>pushd(constant);</code>	Pushes a 32-bit value onto the stack.
<code>pushw(constant);</code>	Pushes a 16-bit <i>constant</i> onto the stack.
<code>push(srcreg);</code>	Pushes a register onto the stack. <i>srcreg</i> must be a 16-bit or 32-bit general-purpose register.
<code>push(srcmem);</code>	Pushes the contents of a memory location onto the stack. <i>srcmem</i> must be a 16-bit or 32-bit memory variable.
<code>pushfd();</code>	Pushes a copy of the EFLAGS register onto the stack.

Table A-78: Gas Syntax for `pushfl`, `pushfq`, `pushl`, `pushq`, and `pushw`

Instruction	Description
<code>pushw constant</code>	Pushes a 16-bit value onto the stack.
<code>pushl constant</code>	Pushes a 32-bit <i>constant</i> onto the stack.
<code>pushw srcreg₁₆</code> <code>pushl srcreg₃₂</code> <code>pushq srcreg₆₄</code>	Pushes a register onto the stack. <i>srcreg_n</i> must be a 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
<code>pushw srcmem₁₆</code> <code>pushl srcmem₃₂</code> <code>pushq srcmem₆₄</code>	Pushes the contents of a memory location onto the stack. <i>srcmem_n</i> must be a 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
<code>pushfl</code> <code>pushfq</code>	Pushes a copy of the EFLAGS (<code>pushfl</code>) or RFLAGS (<code>pushfq</code>) register onto the stack.

Table A-79: MASM Syntax for `push`, `pushfd`, `pushfq`, `pushw`, and `pushd`

Instruction	Description
<code>pushd constant</code>	Pushes a 32-bit value onto the stack.
<code>pushw constant</code>	Pushes a 16-bit constant onto the stack.
<code>push srcreg</code>	Pushes a register onto the stack. <i>srcreg</i> must be a 16-bit, 32-bit, or 64-bit general-purpose register.
<code>push srcmem</code>	Pushes the contents of a memory location onto the stack. <i>srcmem</i> must be a 16-bit, 32-bit, or 64-bit memory variable.
<code>pushfd</code> <code>pushfq</code>	Pushes a copy of the EFLAGS (<code>pushfd</code>) or RFLAGS (<code>pushfq</code>) register onto the stack.

A.24 pop and popfd

The `pop` instruction removes data pushed onto the 80x86 hardware stack (see the previous section for details on the stack). `pop` requires a single 16-bit, 32-bit, or 64-bit register or memory operand and does the following:

1. Fetch a copy of the word or double word (depending on `pop`'s operand size) from the memory location pointed at by ESP/RSP and move this data to the location specified by the operand.
2. Add the size of the operand in bytes (2, 4, or 8) to the ESP/RSP register.

The `popfd` instruction pops the double word on the stack into the 80x86 EFLAGS register.

The `pop` instruction does not affect any flags in the EFLAGS register; however, `popfd` replaces all the flags with the value read from the stack.

Table A-80: HLA Syntax for `pop` and `popfd`

Instruction	Description
<code>pop(destreg);</code>	Pops a value from the stack into a register. <i>destreg</i> must be a 16-bit or 32-bit general-purpose register.
<code>pop(destmem);</code>	Pops a value from the stack into a memory variable. <i>destmem</i> must be a 16-bit or 32-bit memory variable.
<code>popfd();</code>	Pops the double word on the stack into the EFLAGS register.

Table A-81: Gas Syntax for `pop` and `popfd`

Instruction	Description
<code>popw destreg₁₆</code> <code>popl destreg₃₂</code> <code>popq destreg₆₄</code>	Pops a value from the stack into a register. <i>destreg_n</i> must be a 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
<code>popw destmem₁₆</code> <code>popl destmem₃₂</code> <code>popq destmem₆₄</code>	Pops a value from the stack into a memory variable. <i>destmem_n</i> must be a 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
<code>popfl</code> <code>popfq</code>	Pops the EFLAGS (<code>popfl</code>) or RFLAGS (<code>popfq</code>) register from the stack.

Table A-82: MASM Syntax for `pop` and `popfd`

Instruction	Description
<code>pop destreg</code>	Pops a value from the stack into a register. <i>destreg</i> must be a 16-bit or 32-bit general-purpose register.
<code>pop destmem</code>	Pops a value from the stack into a memory variable. <i>destmem</i> must be a 16-bit or 32-bit memory variable.
<code>popfd</code> <code>popfq</code>	Pops the double word on the stack into the EFLAGS register (<code>popfd</code>) or the quad word on the stack into the RFLAGS register (<code>popfq</code>).

Table A-83: EFLAGS Settings for popfd

Flag	Setting
Carry	Set according to the value popped from the stack.
Overflow	Set according to the value popped from the stack.
Sign	Set according to the value popped from the stack.
Zero	Set according to the value popped from the stack.

A.25 ret

The `ret` instruction returns control from a subroutine. There are two forms of this instruction—one with no operand and one with a single constant operand. Both forms pop an address from the stack and transfer control to the location specified by this *return address*. This is generally an address pushed onto the stack by a `call` instruction. The `ret` instruction with a 16-bit constant operand also zero-extends the value to 32/64 bits and adds it to the ESP/RSP register (after popping the return address from the stack). This form automatically removes parameters passed on the stack by the calling code. These two instructions do not affect any flags in the EFLAGS register.

Table A-84: HLA Syntax for `ret`

Instruction	Description
<code>ret();</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret(<i>constant</i>₁₆);</code>	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP register, and then transfers control to the return address.

Table A-85: Gas Syntax for `ret`

Instruction	Description
<code>ret</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret <i>constant</i>₁₆</code>	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP/RSP register, and then transfers control to the return address.

Table A-86: MASM Syntax for `ret`

Instruction	Description
<code>ret</code>	Pops a return address from the stack and transfers control to that return address.
<code>ret <i>constant</i>₁₆</code>	Pops a return address from the stack, adds the <i>constant</i> operand's value to the ESP/RSP register, and then transfers control to the return address.

A.26 sar, shr, shl

The sar, shr, and shl instructions require two operands: a count and a destination. These instructions *shift* the destination operand count bits to the left or right (depending on the instruction).

The sar (*shift arithmetic right*) instruction copies all the bits in the destination operand from HO bit positions to LO bit positions, the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag. The HO bit is unaffected by the sar instruction.

The shr (*shift right, or shift logical right*) instruction copies all the bits in the destination operand from HO bit positions to LO bit positions by the number of positions specified by the count operand. The last bit shifted out of the LO bit position is shifted into the carry flag. This instruction shifts a 0 into the HO bit position after each bit shift occurs.

The shl (*shift left, or shift logical left*) instruction copies all the bits in the destination operand from LO bit positions to HO bit positions by the number of positions specified by the count operand. The last bit shifted out of the HO bit position is shifted into the carry flag. This instruction shifts a 0 into the LO bit position after each shift operation.

The count operand can either be an immediate constant or the CL register.

Table A-87: HLA Syntax for shl, shr, and sar

Instruction	Description
shl(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SHL <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
shl(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SHL <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
shl(<i>cl</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SHL <i>cl</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
shl(<i>cl</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SHL <i>cl</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
shr(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SHR <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
shr(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SHR <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
shr(<i>cl</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SHR <i>cl</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
shr(<i>cl</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SHR <i>cl</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

(continued)

Table A-87: HLA Syntax for shl, shr, and sar (continued)

Instruction	Description
sar(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SAR <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
sar(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SAR <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
sar(<i>c1</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> SAR <i>c1</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
sar(<i>c1</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> SAR <i>c1</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

Table A-88: Gas Syntax for shl, sar, and shr

Instruction	Description
shlb <i>constant</i> , <i>destreg</i> ₈ shlw <i>constant</i> , <i>destreg</i> ₁₆ shll <i>constant</i> , <i>destreg</i> ₃₂ shlq <i>constant</i> , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} := <i>destreg</i> _{<i>n</i>} SHL <i>constant</i> <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
shlb <i>constant</i> , <i>destmem</i> ₈ shlw <i>constant</i> , <i>destmem</i> ₁₆ shll <i>constant</i> , <i>destmem</i> ₃₂ shlq <i>constant</i> , <i>destmem</i> ₆₄	<i>destmem</i> _{<i>n</i>} := <i>destmem</i> _{<i>n</i>} SHL <i>constant</i> <i>destmem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
shlb % <i>c1</i> , <i>destreg</i> ₈ shlw % <i>c1</i> , <i>destreg</i> ₁₆ shll % <i>c1</i> , <i>destreg</i> ₃₂ shlq % <i>c1</i> , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} := <i>destreg</i> _{<i>n</i>} SHL <i>c1</i> <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
shlb % <i>c1</i> , <i>destmem</i> ₈ shlw % <i>c1</i> , <i>destmem</i> ₁₆ shll % <i>c1</i> , <i>destmem</i> ₃₂ shlq % <i>c1</i> , <i>destmem</i> ₆₄	<i>destmem</i> _{<i>n</i>} := <i>destmem</i> _{<i>n</i>} SHL <i>c1</i> <i>destmem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
shrb <i>constant</i> , <i>destreg</i> ₈ shrw <i>constant</i> , <i>destreg</i> ₁₆ shrl <i>constant</i> , <i>destreg</i> ₃₂ shrq <i>constant</i> , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} := <i>destreg</i> _{<i>n</i>} SHR <i>constant</i> <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
shrb <i>constant</i> , <i>destmem</i> ₈ shrw <i>constant</i> , <i>destmem</i> ₁₆ shrl <i>constant</i> , <i>destmem</i> ₃₂ shrq <i>constant</i> , <i>destmem</i> ₆₄	<i>destmem</i> _{<i>n</i>} := <i>destmem</i> _{<i>n</i>} SHR <i>constant</i> <i>destmem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
shrb % <i>c1</i> , <i>destreg</i> ₈ shrw % <i>c1</i> , <i>destreg</i> ₁₆ shrl % <i>c1</i> , <i>destreg</i> ₃₂ shrq % <i>c1</i> , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} := <i>destreg</i> _{<i>n</i>} SHR <i>c1</i> <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
shrb % <i>c1</i> , <i>destmem</i> ₈ shrw % <i>c1</i> , <i>destmem</i> ₁₆ shrl % <i>c1</i> , <i>destmem</i> ₃₂ shrq % <i>c1</i> , <i>destmem</i> ₆₄	<i>destmem</i> _{<i>n</i>} := <i>destmem</i> _{<i>n</i>} SHR <i>c1</i> <i>destmem</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.

(continued)

Table A-88: Gas Syntax for `shl`, `sar`, and `shr` (continued)

Instruction	Description
<code>sarb constant, destreg₈</code> <code>sarw constant, destreg₁₆</code> <code>sarl constant, destreg₃₂</code> <code>sarq constant, destreg₆₄</code>	$destreg_n := destreg_n SAR\ constant$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
<code>sarb constant, destmem₈</code> <code>sarw constant, destmem₁₆</code> <code>sarl constant, destmem₃₂</code> <code>sarq constant, destmem₆₄</code>	$destmem_n := destmem_n SAR\ constant$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.
<code>sarb %cl, destreg₈</code> <code>sarw %cl, destreg₁₆</code> <code>sarl %cl, destreg₃₂</code> <code>sarq %cl, destreg₆₄</code>	$destreg_n := destreg_n SAR\ cl$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as appropriate for the instruction.
<code>sarb %cl, destmem₈</code> <code>sarlw %cl, destmem₁₆</code> <code>sarl %cl, destmem₃₂</code> <code>sarq %cl, destmem₆₄</code>	$destmem_n := destmem_n SAR\ cl$ $destmem_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable, as appropriate for the instruction.

Table A-89: MASM Syntax for `shl`, `sar`, and `shr`

Instruction	Description
<code>shl destreg, constant</code>	$destreg := destreg SHL\ constant$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>shl destmem, constant</code>	$destmem := destmem SHL\ constant$ $destmem$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>shl destreg, cl</code>	$destreg := destreg SHL\ cl$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>shl destmem, cl</code>	$destmem := destmem SHL\ cl$ $destmem$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>shr destreg, constant</code>	$destreg := destreg SHR\ constant$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>shr destmem, constant</code>	$destmem := destmem SHR\ constant$ $destmem$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>shr destreg, cl</code>	$destreg := destreg SHR\ cl$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>shr destmem, cl</code>	$destmem := destmem SHR\ cl$ $destmem$ may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>sar destreg, constant</code>	$destreg := destreg SAR\ constant$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.

(continued)

Table A-89: MASM Syntax for `shl`, `sar`, and `shr` (continued)

Instruction	Description
<code>sar destmem, constant</code>	<code>destmem := destmem SAR constant</code> <code>destmem</code> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.
<code>sar destreg, c1</code>	<code>destreg := destreg SAR c1</code> <code>destreg</code> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register.
<code>sar destmem, c1</code>	<code>destmem := destmem SAR c1</code> <code>destmem</code> may be any 8-bit, 16-bit, 32-bit, or 64-bit memory variable.

Table A-90: EFLAGS Settings for `shl`, `sar`, and `shr`

Flag	Setting
Carry	Contains the last bit shifted out of the LO bit position (<code>shr</code> , <code>sar</code>) or the HO bit position (<code>shl</code>).
Overflow	Set if the HO two bits change their values during the shift.
Sign	Set if the result has a 1 in its HO bit position.
Zero	Set if the result is 0.

A.27 Conditional Set Instructions

The 80x86 supports a wide variety of conditional set (`scc`) instructions that set an 8-bit register or memory location to 0 or 1 based upon tests on the EFLAGS register. These instructions allow the CPU to set the Boolean variables true or false based on conditions computed by instructions, such as `cmp`, that affect the EFLAGS register. Note, however, that these instructions do not themselves modify the EFLAGS register.

Table A-91: Conditional Set Instructions

Instruction	Description
HLA: <code>seta(<i>reg</i>₈);</code> <code>seta(<i>mem</i>₈);</code>	Unsigned conditional set if above (carry = 0 and zero = 0). Stores a 1 in the destination operand if the result of the previous comparison found the first operand to be greater than the second using an unsigned comparison.
MASM/Gas: <code>seta <i>reg</i>₈</code> <code>seta <i>mem</i>₈</code>	Stores a 0 into the destination operand otherwise.
HLA: <code>setae(<i>reg</i>₈);</code> <code>setae(<i>mem</i>₈);</code>	Unsigned conditional set if above or equal (carry = 0). See <code>seta</code> for details.
MASM/Gas: <code>setae <i>reg</i>₈</code> <code>setae <i>mem</i>₈</code>	

(continued)

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setb(<i>reg</i> ₈); setb(<i>mem</i> ₈); MASM/Gas: setb <i>reg</i> ₈ setb <i>mem</i> ₈	Unsigned conditional set if below (carry = 1). See seta for details.
HLA: setbe(<i>reg</i> ₈); setbe(<i>mem</i> ₈); MASM/Gas: setbe <i>reg</i> ₈ setbe <i>mem</i> ₈	Unsigned conditional set if below or equal (carry = 1 or zero = 1). See seta for details.
HLA: setc(<i>reg</i> ₈); setc(<i>mem</i> ₈); MASM/Gas: setc <i>reg</i> ₈ setc <i>mem</i> ₈	Conditional set if carry set (carry = 1). See seta for details.
HLA: sete(<i>reg</i> ₈); sete(<i>mem</i> ₈); MASM/Gas: sete <i>reg</i> ₈ sete <i>mem</i> ₈	Conditional set if equal (zero = 1). See seta for details.
HLA: setg(<i>reg</i> ₈); setg(<i>mem</i> ₈); MASM/Gas: setg <i>reg</i> ₈ setg <i>mem</i> ₈	Signed conditional set if greater (sign = overflow and zero=0). See seta for details.
HLA: setge(<i>reg</i> ₈); setge(<i>mem</i> ₈); MASM/Gas: setge <i>reg</i> ₈ setge <i>mem</i> ₈	Signed conditional set if greater or equal (sign = overflow or zero = 1). See seta for details.
HLA: setl(<i>reg</i> ₈); setl(<i>mem</i> ₈); MASM/Gas: setl <i>reg</i> ₈ setl <i>mem</i> ₈	Signed conditional set if less than (sign <> overflow). See seta for details.

(continued)

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setle(<i>reg₈</i>); setle(<i>mem₈</i>); MASM/Gas: setle <i>reg₈</i> setle <i>mem₈</i>	Signed conditional set if less than or equal (sign <> overflow or zero = 1). See seta for details.
HLA: setna(<i>reg₈</i>); setna(<i>mem₈</i>); MASM/Gas: setna <i>reg₈</i> setna <i>mem₈</i>	Unsigned conditional set if not above (carry = 1 or zero = 1). See seta for details.
HLA: setnae(<i>reg₈</i>); setnae(<i>mem₈</i>); MASM/Gas: setnae <i>reg₈</i> setnae <i>mem₈</i>	Unsigned conditional set if not above or equal (carry = 1). See seta for details.
HLA: setnb(<i>reg₈</i>); setnb(<i>mem₈</i>); MASM/Gas: setnb <i>reg₈</i> setnb <i>mem₈</i>	Unsigned conditional set if not below (carry = 0). See seta for details.
HLA: setnbe(<i>reg₈</i>); setnbe(<i>mem₈</i>); MASM/Gas: setnbe <i>reg₈</i> setnbe <i>mem₈</i>	Unsigned conditional set if not below or equal (carry = 0 and zero = 0). See seta for details.
HLA: setnc(<i>reg₈</i>); setnc(<i>mem₈</i>); MASM/Gas: setnc <i>reg₈</i> setnc <i>mem₈</i>	Conditional set if carry clear (carry = 0). See seta for details.
HLA: setne(<i>reg₈</i>); setne(<i>mem₈</i>); MASM/Gas: setne <i>reg₈</i> setne <i>mem₈</i>	Conditional set if not equal (zero = 0). See seta for details.

(continued)

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: setng(<i>reg</i> ₈); setng(<i>mem</i> ₈); MASM/Gas: setng <i>reg</i> ₈ setng <i>mem</i> ₈	Signed conditional set if not greater (sign <> overflow or zero = 1). See seta for details.
HLA: setnge(<i>reg</i> ₈); setnge(<i>mem</i> ₈); MASM/Gas: setnge <i>reg</i> ₈ setnge <i>mem</i> ₈	Signed conditional set if not greater than (sign <> overflow). See seta for details.
HLA: setnl(<i>reg</i> ₈); setnl(<i>mem</i> ₈); MASM/Gas: setnl <i>reg</i> ₈ setnl <i>mem</i> ₈	Signed conditional set if not less than (sign = overflow or zero = 1). See seta for details.
HLA: setnle(<i>reg</i> ₈); setnle(<i>mem</i> ₈); MASM/Gas: setnle <i>reg</i> ₈ setnle <i>mem</i> ₈	Signed conditional set if not less than or equal (sign = overflow and zero = 0). See seta for details.
HLA: setno(<i>reg</i> ₈); setno(<i>mem</i> ₈); MASM/Gas: setno <i>reg</i> ₈ setno <i>mem</i> ₈	Conditional set if no overflow (overflow = 0). See seta for details.
HLA: setns(<i>reg</i> ₈); setns(<i>mem</i> ₈); MASM/Gas: setns <i>reg</i> ₈ setns <i>mem</i> ₈	Conditional set if no sign (sign = 0). See seta for details.
HLA: setnz(<i>reg</i> ₈); setnz(<i>mem</i> ₈); MASM/Gas: setnz <i>reg</i> ₈ setnz <i>mem</i> ₈	Conditional set if not 0 (zero = 0). See seta for details.

(continued)

Table A-91: Conditional Set Instructions (continued)

Instruction	Description
HLA: seto(<i>reg</i> ₈); seto(<i>mem</i> ₈); MASM/Gas: seto <i>reg</i> ₈ seto <i>mem</i> ₈	Conditional set if overflow (overflow = 1). See seta for details.
HLA: sets(<i>reg</i> ₈); sets(<i>mem</i> ₈); MASM/Gas: sets <i>reg</i> ₈ sets <i>mem</i> ₈	Conditional set if sign set (sign = 1). See seta for details.
HLA: setz(<i>reg</i> ₈); setz(<i>mem</i> ₈); MASM/Gas: setz <i>reg</i> ₈ setz <i>mem</i> ₈	Conditional set if 0 (zero = 1). See seta for details.

A.28 stos, stosb, stosd, stosq, stosw

The stos instructions—the *store string* instructions that copy a value in AL, AX, EAX, or RAX into a range of memory locations—do not require any explicit operands. These instructions take two forms: the store string instruction by itself, or a store string instruction with a “repeat” prefix.

Without a repeat prefix, these instructions copy the value in AL (stosb), AX (stosw), EAX (stosd), or RAX (stosq) to the memory location pointed at by EDI (x86) or RDI (x86-64), the destination index register. After copying the data, the CPU either increments or decrements EDI/RDI by the size, in bytes, of the transfer. That is, stosb increments or decrements EDI/RDI by 1, stosw increments or decrements EDI/RDI by 2, stosd increments or decrements EDI/RDI by 4, and stosq increments or decrements RDI by 8. These instructions determine whether to increment or decrement EDI/RDI based on the value of the *direction flag* in the EFLAGS register. If the direction flag is clear, the store string instructions increments EDI/RDI; if the direction flag is set, the store string instruction decrements EDI/RDI.

If the repeat prefix is attached to one of these store string instructions, then the CPU repeats the store operation the number of times specified by the ECX (x86) or RCX (x86-64) register. Compilers typically use this instruction to clear out a block of bytes in memory (that is, set the block of bytes to all 0s).

These instructions do not affect any flags.

Table A-92: HLA Syntax for stosb, stosd, and stosw

Instruction	Description
stosb(); stosw(); stosd();	[edi] := AL [edi] := AX [edi] := EAX Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.
rep.stosb(); rep.stosw(); rep.stosd();	[edi]..[edi+ecx-1] := AL/AX/EAX Copies the value in AL, AX, or EAX to a block of ECX bytes, words, or double words in memory, where EDI points. Increments or decrements EDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-93: Gas Syntax for stosb, stosl, and stosw

Instruction	Description
stosb stosw stosl stosq	[edi] := AL // RDI on x86-64 [edi] := AX // RDI on x86-64 [edi] := EAX // RDI on x86-64 [rdi] := RAX // RDI only on x86-64 Copies the byte, word, double word, or quad word held in AL/AX/EAX/RAX to the memory location pointed at by EDI/RDI. After moving the data, these instructions increment EDI/RDI by 1, 2, 4, or 8 if the direction flag is clear; they decrement EDI/RDI by 1, 2, 4, or 8 if the direction flag is set.
rep movsb rep movsw rep movsd rep movsq	[edi]..[edi+ecx-1] := AL/AX/EAX on x86 [rdi]..[rdi+rcx-1] := AL/AX/EAX/RAX on x86-64 Copies the value in AL, AX, EAX, or RAX to a block of ECX (x86) or RCX (x86-64) bytes, words, double words, or quad words in memory, where EDI/RDI points. Increments or decrements EDI/RDI after each movement by the size of the data moved, based on the value of the direction flag.

Table A-94: MASM Syntax for stosb, stosd, stosq, and stosw

Instruction	Description
stosb stosw stosd stosq	[edi] := AL // RDI on x86-64 [edi] := AX // RDI on x86-64 [edi] := EAX // RDI on x64-64 [rdi] := RAX // RDI only on x86-64 Copies the byte, word, or double word held in AL/AX/EAX to the memory location pointed at by EDI. After moving the data, these instructions increment EDI by 1, 2, or 4 if the direction flag is clear; they decrement EDI by 1, 2, or 4 if the direction flag is set.

(continued)

Table A-94: MASM Syntax for stosb, stosd, and stosq (continued)

Instruction	Description
rep stosb	[edi]..[edi+ecx-1] := AL/AX/EAX
rep stosw	[rdi]..[rdi+ecx-1] := AL/AX/EAX/RAX (x86-64 only)
rep stosd	Copies the value in AL, AX, or EAX to a block of ECX bytes (RCX on x86-64), words, double words, or quad words in memory, where EDI/RDI points. Increments or decrements EDI/RDI after each movement by the size of the data moved, based on the value of the direction flag.
rep stosq	

A.29 sub

The sub instruction requires two operands: a source and a destination. It computes the difference of the values of these two operands and stores the difference back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the subtraction operation (note that sub affects the flags exactly the same way as the cmp instruction).

Table A-95: HLA Syntax for sub

Instruction	Description
sub(constant, destreg);	<i>destreg</i> := <i>destreg</i> - <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
sub(constant, destmem);	<i>destmem</i> := <i>destmem</i> - <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
sub(srcreg, destreg);	<i>destreg</i> := <i>destreg</i> - <i>srcreg</i> <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
sub(srcmem, destreg);	<i>destreg</i> := <i>destreg</i> - <i>srcmem</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
sub(srcreg, destmem);	<i>destmem</i> := <i>destmem</i> - <i>srcreg</i> <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-96: Gas Syntax for sub

Instruction	Description
subb constant, destreg ₈	<i>destreg_n</i> := <i>destreg_n</i> - <i>constant</i> <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
subw constant, destreg ₁₆	
subl constant, destreg ₃₂	
subb constant, destmem ₈	<i>destmem_n</i> := <i>destmem_n</i> - <i>constant</i> <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
subw constant, destmem ₁₆	
subl constant, destmem ₃₂	

(continued)

Table A-96: Gas Syntax for sub (continued)

Instruction	Description
subb $srcreg_8, destreg_8$ subw $srcreg_{16}, destreg_{16}$ subl $srcreg_{32}, destreg_{32}$ subq $srcreg_{64}, destreg_{64}$	$destreg_n := destreg_n - srcreg_n$ $destreg_n$ and $srcreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
subb $srcmem_8, destreg_8$ subw $srcmem_{16}, destreg_{16}$ subl $srcmem_{32}, destreg_{32}$ subq $srcmem_{64}, destreg_{64}$	$destreg_n := destreg_n - srcmem_n$ $destreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; $srcmem_n$ can be any like-sized memory location.
subb $srcreg_8, destmem_8$ subw $srcreg_{16}, destmem_{16}$ subl $srcreg_{32}, destmem_{32}$ subq $srcreg_{64}, destmem_{64}$	$destmem_n := destmem_n - srcreg_n$ $srcreg_n$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; $destmem_n$ can be any like-sized memory location.

Table A-97: MASM Syntax for sub

Instruction	Description
sub $destreg, constant$	$destreg := destreg - constant$ $destreg$ may be any 8-bit, 16-bit, or 32-bit general-purpose register.
sub $destmem, constant$	$destmem := destmem - constant$ $destmem$ may be any 8-bit, 16-bit, or 32-bit memory variable.
sub $destreg, srcreg$	$destreg := destreg - srcreg$ $destreg$ and $srcreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
sub $destreg, srcmem$	$destreg := destreg - srcmem$ $destreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, $srcmem$ can be any like-sized memory location.
sub $destmem, srcreg$	$destmem := destmem - srcreg$ $srcreg$ may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, $destmem$ can be any like-sized memory location.

Table A-98: EFLAGS Settings for sub

Flag	Setting
Carry	Set if the difference of the two values produces an unsigned overflow.
Overflow	Set if the difference of the two values produces a signed overflow.
Sign	Set if the difference of the two values has a 1 in its HO bit position.
Zero	Set if the difference of the two values is 0.

A.30 test

The test instruction requires two operands: a source and a destination. It computes the logical AND of the values of these two operands but only updates the EFLAGS register; it does not store the result of the logical AND operation into either of the two operands. Note that test sets the flags exactly the same way as the and instruction and is often used as an efficient way to test a register to see if it contains 0 (by ANDing that register with itself). It is also often used to test to see if a particular bit in a binary value is set or clear.

Table A-99: HLA Syntax for test

Instruction	Description
test(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> AND <i>constant</i> (result to EFLAGS) <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
test(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> - <i>constant</i> (result to EFLAGS) <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
test(<i>srcreg</i> , <i>destreg</i>);	<i>destreg</i> - <i>srcreg</i> (result to EFLAGS) <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
test(<i>srcmem</i> , <i>destreg</i>);	<i>destreg</i> - <i>srcmem</i> (result to EFLAGS) <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
test(<i>srcreg</i> , <i>destmem</i>);	<i>destmem</i> - <i>srcreg</i> (result to EFLAGS) <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-100: Gas Syntax for test

Instruction	Description
testb <i>constant</i> , <i>destreg</i> ₈ testw <i>constant</i> , <i>destreg</i> ₁₆ testl <i>constant</i> , <i>destreg</i> ₃₂	<i>destreg</i> _{<i>n</i>} - <i>constant</i> (result to EFLAGS) <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
testb <i>constant</i> , <i>destmem</i> ₈ testw <i>constant</i> , <i>destmem</i> ₁₆ testl <i>constant</i> , <i>destmem</i> ₃₂	<i>destmem</i> _{<i>n</i>} - <i>constant</i> (result to EFLAGS) <i>destmem</i> _{<i>n</i>} may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
testb <i>srcreg</i> ₈ , <i>destreg</i> ₈ testw <i>srcreg</i> ₁₆ , <i>destreg</i> ₁₆ testl <i>srcreg</i> ₃₂ , <i>destreg</i> ₃₂ testq <i>srcreg</i> ₆₄ , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} - <i>srcreg</i> _{<i>n</i>} (result to EFLAGS) <i>destreg</i> _{<i>n</i>} and <i>srcreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
testb <i>srcmem</i> ₈ , <i>destreg</i> ₈ testw <i>srcmem</i> ₁₆ , <i>destreg</i> ₁₆ testl <i>srcmem</i> ₃₂ , <i>destreg</i> ₃₂ testq <i>srcmem</i> ₆₄ , <i>destreg</i> ₆₄	<i>destreg</i> _{<i>n</i>} - <i>srcmem</i> _{<i>n</i>} (result to EFLAGS) <i>destreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>srcmem</i> _{<i>n</i>} can be any like-sized memory location.
testb <i>srcreg</i> ₈ , <i>destmem</i> ₈ testw <i>srcreg</i> ₁₆ , <i>destmem</i> ₁₆ testl <i>srcreg</i> ₃₂ , <i>destmem</i> ₃₂ testq <i>srcreg</i> ₆₄ , <i>destmem</i> ₆₄	<i>destmem</i> _{<i>n</i>} - <i>srcreg</i> _{<i>n</i>} (result to EFLAGS) <i>srcreg</i> _{<i>n</i>} may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>destmem</i> _{<i>n</i>} can be any like-sized memory location.

Table A-101: MASM Syntax for test

Instruction	Description
test <i>destreg</i> , <i>constant</i>	<i>destreg</i> – <i>constant</i> (result to EFLAGS) <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
test <i>destmem</i> , <i>constant</i>	<i>destmem</i> – <i>constant</i> (result to EFLAGS) <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
test <i>destreg</i> , <i>srcreg</i>	<i>destreg</i> – <i>srcreg</i> (result to EFLAGS) <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.
test <i>destreg</i> , <i>srcmem</i>	<i>destreg</i> – <i>srcmem</i> (result to EFLAGS) <i>destreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
test <i>destmem</i> , <i>srcreg</i>	<i>destmem</i> – <i>srcreg</i> (result to EFLAGS) <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-102: EFLAGS Settings for test

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical AND of the two operands has a 1 in the HO bit position.
Zero	Set if the logical AND of the two operands produces a 0 result.

A.31 xor

The xor instruction requires two operands: a source and a destination. It computes the exclusive-OR of the values of these two operands and stores the result back into the destination operand. It also sets several flags in the EFLAGS register, based on the result of the exclusive-OR operation.

Table A-103: HLA Syntax for xor

Instruction	Description
xor(<i>constant</i> , <i>destreg</i>);	<i>destreg</i> := <i>destreg</i> XOR <i>constant</i> <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
xor(<i>constant</i> , <i>destmem</i>);	<i>destmem</i> := <i>destmem</i> XOR <i>constant</i> <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.

(continued)

Table A-103: HLA Syntax for xor (continued)

Instruction	Description
<code>xor(srcreg, destreg);</code>	$destreg := destreg \text{ XOR } srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose registers, though they must both be the same size.
<code>xor(srcmem, destreg);</code>	$destreg := destreg \text{ XOR } srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>xor(srcreg, destmem);</code>	$destmem := destmem \text{ XOR } srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-104: Gas Syntax for xor

Instruction	Description
<code>xorb constant, destreg₈</code> <code>xorw constant, destreg₁₆</code> <code>xorl constant, destreg₃₂</code>	$destreg_n := destreg_n \text{ XOR } constant$ <i>destreg_n</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register, as appropriate for the suffix.
<code>xorb constant, destmem₈</code> <code>xorw constant, destmem₁₆</code> <code>xorl constant, destmem₃₂</code>	$destmem_n := destmem_n \text{ XOR } constant$ <i>destmem_n</i> may be any 8-bit, 16-bit, or 32-bit memory variable, as appropriate for the suffix.
<code>xorb srcreg₈, destreg₈</code> <code>xorw srcreg₁₆, destreg₁₆</code> <code>xorl srcreg₃₂, destreg₃₂</code> <code>xorq srcreg₆₄, destreg₆₄</code>	$destreg_n := destreg_n \text{ XOR } srcreg_n$ <i>destreg_n</i> and <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, as specified by the suffix.
<code>xorb srcmem₈, destreg₈</code> <code>xorw srcmem₁₆, destreg₁₆</code> <code>xorl srcmem₃₂, destreg₃₂</code> <code>xorq srcmem₆₄, destreg₆₄</code>	$destreg_n := destreg_n \text{ XOR } srcmem_n$ <i>destreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, according to the suffix; <i>srcmem_n</i> can be any like-sized memory location.
<code>xorb srcreg₈, destmem₈</code> <code>xorw srcreg₁₆, destmem₁₆</code> <code>xorl srcreg₃₂, destmem₃₂</code> <code>xorq srcreg₆₄, destmem₆₄</code>	$destmem_n := destmem_n \text{ XOR } srcreg_n$ <i>srcreg_n</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register, as specified by the suffix; <i>destmem_n</i> can be any like-sized memory location.

Table A-105: MASM Syntax for xor

Instruction	Description
<code>xor destreg, constant</code>	$destreg := destreg \text{ XOR } constant$ <i>destreg</i> may be any 8-bit, 16-bit, or 32-bit general-purpose register.
<code>xor destmem, constant</code>	$destmem := destmem \text{ XOR } constant$ <i>destmem</i> may be any 8-bit, 16-bit, or 32-bit memory variable.
<code>xor destreg, srcreg</code>	$destreg := destreg \text{ XOR } srcreg$ <i>destreg</i> and <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose registers, though they must both be the same size.

(continued)

Table A-105: MASM Syntax for `xor` (continued)

Instruction	Description
<code>xor destreg, srcmem</code>	$destreg := destreg \text{ XOR } srcmem$ <i>destreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>srcmem</i> can be any like-sized memory location.
<code>xor destmem, srcreg</code>	$destmem := destmem \text{ XOR } srcreg$ <i>srcreg</i> may be any 8-bit, 16-bit, 32-bit, or 64-bit general-purpose register; <i>destmem</i> can be any like-sized memory location.

Table A-106: EFLAGS Settings for `xor`

Flag	Setting
Carry	Cleared
Overflow	Cleared
Sign	Set if the logical XOR of the two operands has a 1 in the HO bit position.
Zero	Set if the logical XOR of the two operands produces a 0 result.